pic32mx320f064h Microchip Technology Inc., pic32mx320f064h Datasheet - Page 340

no-image

pic32mx320f064h

Manufacturer Part Number
pic32mx320f064h
Description
64/100-pin General Purpose, 32-bit Flash Microcontrollers
Manufacturer
Microchip Technology Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pic32mx320f064h-40I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
pic32mx320f064h-40I/PT
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
pic32mx320f064h-40V/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
pic32mx320f064h-80I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
pic32mx320f064h-80V/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
pic32mx320f064hT-40I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
PIC32MX FAMILY
17.2.4.12
The following steps are used to set up the SPI module
for the Slave mode of operation:
1.
2.
3.
4.
5.
6.
FIGURE 17-10:
DS61143A-page 338
If interrupts are used, disable the SPI interrupts
in the respective IEC0/1 register.
Stop and reset the SPI module by clearing the
ON bit.
Clear the receive buffer.
If using interrupts, the following additional steps
are performed:
• Clear the SPIx interrupt flags/events in the
• Set the SPIx interrupt enable bits in the
• Write the SPIx interrupt priority and subprior-
Clear the SPIROV bit (SPIxSTAT<6>).
Write the selected configuration settings to the
SPIxCON register.
respective IFS0/1 register.
respective IEC0/1 register.
ity bits in the respective IPC5/7 register.
Note 1: In Framed SPI modes, the SSx pin is used to transmit/receive the frame synchronization pulse.
Framed Slave Mode Initialization
2: Framed SPI modes require the use of all four pins (i.e., using the SSx pin is not optional).
3: Slave Select is not available when using Frame mode as a slave device.
[SPI Slave, Frame Slave]
SPI SLAVE, FRAME SLAVE CONNECTION DIAGRAM
PIC32MX
Advance Information
SDOx
SCKx
SDIx
SSx
Serial Clock
Frame Sync
Pulse
(1)(2)(3)
7.
8.
Note 1: The user must turn off the SPI device
Enable SPI operation by setting the ON bit
(SPIxCON<15>).
Transmission (and reception) will start as soon
as the master provides the serial clock.
SDOx
SDIx
SCKx
SSx
[SPI Master, Frame Master]
2: The SPIxSR register cannot be written
3: Receiving a frame sync pulse will start a
prior to changing the CKE or CKP bits.
Otherwise, the behavior of the device is
not ensured.
into directly by the user. All writes to the
SPIxSR register are performed through
the SPIxBUF register.
transmission, regardless of whether or
not data was written to SPIxBUF. If a
write was not performed, zeros will be
transmitted.
PROCESSOR 2
© 2007 Microchip Technology Inc.

Related parts for pic32mx320f064h