pic32mx320f064h Microchip Technology Inc., pic32mx320f064h Datasheet - Page 37

no-image

pic32mx320f064h

Manufacturer Part Number
pic32mx320f064h
Description
64/100-pin General Purpose, 32-bit Flash Microcontrollers
Manufacturer
Microchip Technology Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pic32mx320f064h-40I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
pic32mx320f064h-40I/PT
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
pic32mx320f064h-40V/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
pic32mx320f064h-80I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
pic32mx320f064h-80V/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
pic32mx320f064hT-40I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
TABLE 3-1:
© 2007 Microchip Technology Inc.
JAL
JALR
JALR.HB
JALRC
JR
JR.HB
JRC
LB
LBU
LH
LHU
LL
LUI
LW
LWPC
LWL
LWR
MADD
MADDU
MFC0
MFHI
MFLO
MOVN
MOVZ
MSUB
MSUBU
MTC0
MTHI
MTLO
MUL
MULT
MULTU
NOP
NOR
OR
Instruction
PIC32MX FAMILY INSTRUCTION SET (CONTINUED)
Jump and Link
Jump and Link Register
Jump and Link Register with Hazard Barrier
Jump and Link Register Compact – do not execute
instruction in jump delay slot (MIPS16e™ only)
Jump Register
Jump Register with Hazard Barrier
Jump Register Compact – do not execute instruction in
jump delay slot (MIPS16e only)
Load Byte
Unsigned Load Byte
Load Halfword
Unsigned Load Halfword
Load Linked Word
Load Upper Immediate
Load Word
Load Word, PC relative
Load Word Left
Load Word Right
Multiply-Add
Multiply-Add Unsigned
Move From Coprocessor 0
Move From HI
Move From LO
Move Conditional on Not Zero
Move Conditional on Zero
Multiply-Subtract
Multiply-Subtract Unsigned
Move To Coprocessor 0
Move To HI
Move To LO
Multiply with register write
Integer Multiply
Unsigned Multiply
No Operation
(Assembler idiom for: SLL r0, r0, r0)
Logical NOR
Logical OR
Description
Advance Information
PIC32MX FAMILY
Like JALR, but also clears execution and
See Architecture Reference Manual
See Architecture Reference Manual
GPR[31> = PC + 8
PC = PC[31:28> || offset<<2
Rd = PC + 8
PC = Rs
instruction hazards
Rd = PC + 2
PC = Rs
PC = Rs
Like JR, but also clears execution and
instruction hazards
PC = Rs
Rt = (byte)Mem[Rs+offset>
Rt = (ubyte))Mem[Rs+offset>
Rt = (half)Mem[Rs+offset>
Rt = (uhalf)Mem[Rs+offset>
Rt = Mem[Rs+offset>
LL = 1
LLAdr = Rs + offset
Rt = immediate << 16
Rt = Mem[Rs+offset>
Rt = Mem[PC+offset>
HI | LO += (int)Rs * (int)Rt
HI | LO += (uns)Rs * (uns)Rt
Rt = CPR[0, Rd, sel>
Rd = HI
Rd = LO
if Rt ¼ 0 then
if Rt = 0 then
HI | LO -= (int)Rs * (int)Rt
HI | LO -= (uns)Rs * (uns)Rt
CPR[0, n, Sel> = Rt
HI = Rs
LO = Rs
HI | LO =Unpredictable
Rd = ((int)Rs * (int)Rt)
HI | LO = (int)Rs * (int)Rd
HI | LO = (uns)Rs * (uns)Rd
Rd = ~(Rs | Rt)
Rd = Rs | Rt
Rd = Rs
Rd = Rs
Function
DS61143A-page 35
31..0

Related parts for pic32mx320f064h