LSI53C875 LSI Logic, LSI53C875 Datasheet - Page 60

no-image

LSI53C875

Manufacturer Part Number
LSI53C875
Description
PCI to Ultra SCSI I/O Processor
Manufacturer
LSI Logic
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LSI53C875-160QFP
Manufacturer:
LSI
Quantity:
20 000
Part Number:
LSI53C875J
Manufacturer:
NS
Quantity:
4 490
Part Number:
LSI53C875J
Manufacturer:
LSILOGIC
Quantity:
20 000
2.5.14.2 Wide SCSI Receive Bit
2.5.14.3 SWIDE Register
2.5.14.4 SODL Register
2-36
send transfer. When the WSS flag is set at the start of the next transfer,
the first byte (the high-order byte) of the next data send transfer is
“married” with the stored low-order byte in the SODL register; and the
two bytes are sent out across the bus, regardless of the type of Block
Move instruction (normal or chained). The flag is automatically cleared
when the “married” word is sent. The flag can alternately be cleared
through SCRIPTS or by the microprocessor. Also, the microprocessor or
SCRIPTS can use this bit for error detection and recovery purposes.
The WSR bit is set whenever the SCSI controller is receiving data
(Data-In for initiator or Data-Out for target) and the controller detects a
partial transfer at the end of a block move or chained block move
SCRIPTS instruction. When WSR is set, the high-order byte of the last
SCSI bus transfer is not transferred to memory. Instead, the byte is
temporarily stored in the
hardware uses the WSR bit to determine what behavior must occur at
the start of the next data receive transfer. The bit is automatically cleared
at the start of the next data receive transfer. The bit can alternatively be
cleared by the microprocessor or through SCRIPTS. The bit can also be
used by the microprocessor or SCRIPTS for error detection and recovery
purposes.
This register stores data for partial byte data transfers. For receive data,
the
partial SCSI transfer which has not yet been transferred to memory. This
stored data may be a residue byte (and therefore ignored) or it may be
valid data that is transferred to memory at the beginning of the next Block
Move instruction.
For send data, the low-order byte of the
register holds the low-order byte of a partial memory transfer which has
not yet been transferred across the SCSI bus. This stored data is usually
“married” with the first byte of the next data send transfer, and both bytes
are sent across the SCSI bus at the start of the next data send block
move command.
Functional Description
SCSI Wide Residue (SWIDE)
SCSI Wide Residue (SWIDE)
register holds the high-order byte of a
SCSI Output Data Latch (SODL)
register. The

Related parts for LSI53C875