AT32UC3L-EK Atmel, AT32UC3L-EK Datasheet - Page 419

• Manufacturer Part Number: AT32UC3L-EK
• Description: KIT EVAL AVR32 UC3 MCU
• Manufacturer: Atmel
• Type: MCUr

Specifications of AT32UC3L-EK

• Contents: *
• Silicon Manufacturer: Atmel
• Core Architecture: AVR
• Core Sub-architecture: UC3L
• Kit Contents: Board
• Features: USB / Battery Powered, Board Controller / Bootloader
• Svhc: No SVHC (15-Dec-2010)
• Rohs Compliant: Yes
• Tool Type: Starter Kit
• Cpu Core: AVR 8
• Data Bus Width: 8 bit
• Processor Series: AT32
• Processor To Be Evaluated: AT32UC3L064
• Interface Type: USB, Capacitive Touch
• For Use With/related Products: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

19.7.12
Name:
Access Type:
Offset:
Reset Value:
•
•
•
•
•
•
•
•
32099F–11/2010
PDCM: Peripheral DMA Controller Mode
DLC: Data Length Control
WKUPTYP: Wakeup Signal Type
FSDIS: Frame Slot Mode Disable
DLM: Data Length Mode
CHKTYP: Checksum Type
CHKDIS: Checksum Disable
PARDIS: Parity Disable
WKUPTYP
31
23
15
–
–
7
0: The LIN mode register LINMR is not written by the Peripheral DMA Controller.
1: The LIN mode register LINMR (excepting that bit) is written by the Peripheral DMA Controller.
0 - 255: Defines the response data length if DLM=0,in that case the response data length is equal to DLC+1 bytes.
0: setting the bit LINWKUP in the control register sends a LIN 2.0 wakeup signal.
1: setting the bit LINWKUP in the control register sends a LIN 1.3 wakeup signal.
0: The Frame Slot Mode is enabled.
1: The Frame Slot Mode is disabled.
0: The response data length is defined by the field DLC of this register.
1: The response data length is defined by the bits 4 and 5 of the Identifier (IDCHR in LINIR).
0: LIN 2.0 “Enhanced” Checksum
1: LIN 1.3 “Classic” Checksum
0: In Master node configuration, the checksum is computed and sent automatically. In Slave node configuration, the checksum
is checked automatically.
1: Whatever the node configuration is, the checksum is not computed/sent and it is not checked.
0: In Master node configuration, the Identifier Parity is computed and sent automatically. In Master node and Slave node
configuration, the parity is checked automatically.
1:Whatever the node configuration is, the Identifier parity is not computed/sent and it is not checked.
LIN Mode Register
FSDIS
30
22
14
LINMR
Read-write
0x54
0x00000000
–
–
6
DLM
29
21
13
–
–
5
CHKTYP
28
20
12
–
–
4
DLC
CHKDIS
27
19
11
–
–
3
PARDIS
26
18
10
–
–
2
AT32UC3L016/32/64
25
17
–
–
9
1
NACT
PDCM
24
16
–
8
0
419