QG5000X S L9TH Intel, QG5000X S L9TH Datasheet - Page 105
QG5000X S L9TH
Manufacturer Part Number
QG5000X S L9TH
Description
Manufacturer
Intel
Datasheet
1.QG5000X_S_L9TH.pdf
(458 pages)
Specifications of QG5000X S L9TH
Lead Free Status / RoHS Status
Compliant
- Current page: 105 of 458
- Download datasheet (4Mb)
Register Description
3.8.8.2
Intel
®
5000X Chipset Memory Controller Hub (MCH) Datasheet
PCISTS[7:2, 0] - Status Register
The PCISTS is a 16-bit status register that reports the occurrence of error conditions
associated with the primary side of the “virtual” PCI-PCI bridge embedded in the
selected PCI Express cluster of the MCH.
Device:
Function:
Offset:
Version:
Device:
Function:
Offset:
Version:
Device:
Function:
Offset:
Version:
10:9
Bit
15
14
13
12
11
RWC
RWC
RWC
RWC
Attr
RO
RO
0, 2-3
0
06h
Intel 5000P Chipset, Intel 5000V Chipset, Intel 5000Z Chipset
4-5
0
06h
Intel 5000Z Chipset
4-7
0
06h
Intel 5000P Chipset
Default
0h
0
0
0
0
0
DPE: Detected Parity Error
This bit is set when the PCI Express port receives an u
or Address/Control parity errors
Enable bit (PERRE). This applies only to parity errors that target the PCI
Express port interface (inbound/outbound direction). The detected parity error
maps to B1, F6, M2 and M4 (uncorrectable data error from FSB, Memory or
internal sources) of the Intel 5000P Chipset MCH.
SSE: Signaled System Error
1: The PCI Express port generated internal FATAL/NON FATAL errors (IO0-
IO17) through the ERR[2:0] pins with SERRE bit enabled. Software clears this
bit by writing a ‘1’ to it.
0: No internal PCI Express port errors are signaled.
RMA: Received Master Abort
T
space header device) receives a completion with Unsupported Request
Completion Status.
1: Assert this RMA bit when the primary side performs operations for an
unsupported transaction. These apply to inbound configs, I/O accesses, locks,
bogus memory reads and any other request that is master aborted internally.
These are terminated on the PCI Express link with a UR completion status, but
only if a completion is required. Software clears this bit by writing a 1 to it.
PEXDEVSTS.URD is set and UNCERRSTS[20].IO2Err is set in addition.
0: No Master Abort is generated
RTA: Received Target Abort
This bit is set when a requestor (primary side for Type 1 header configuration
space header device) receives a completion with Completer Abort Completion
Status. For example, for supported requests that cannot be completed
because of address decoding problems or other errors. These are terminated
on the PCI Express link with a CA completion status, but only if a completion is
required.
STA: Signaled Target Abort
Target Abort does not exist on the primary side of the PCI Express port.
Hardwired to 0.
DEVSELT: DEVSEL# Timing
Not applicable to PCI Express. Hardwired to 0
his bit is set when a requestor (primary side for Type 1 header configuration
Software clears this bit by writing a 1 to it.
regardless of the Parity Error Re
Description
.
ncorrectable data error
sponse
105
Related parts for QG5000X S L9TH
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801DB I/O Controller Hub (ICH4), Pb-Free SLI
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801FB I/O Controller Hub (ICH6)
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel Strataflash Memory28F128J3 28F640J3 28F320J3
Manufacturer:
Intel Corporation
Datasheet: