QG5000X S L9TH Intel, QG5000X S L9TH Datasheet - Page 382

no-image

QG5000X S L9TH

Manufacturer Part Number
QG5000X S L9TH
Description
Manufacturer
Intel
Datasheet

Specifications of QG5000X S L9TH

Lead Free Status / RoHS Status
Compliant
Figure 5-1.
382
1. Intel 5000X chipset MCH VPP supports PCA9555 or compatible I/O Extender only.
PCI Express Hot-Plug/VPP Block Diagram
The Intel 5000X chipset MCH masters a 100KHz hot-plug SMBus interface thru pins
GPIOSMBCLK,and GPIOSMBDATA, for PCI Express ports that connect to a variable
number of serial to parallel I/O ports such as the Phillips PCA9555
Intel 5000X chipset MCH only supports SMBus devices with registers mapped as per
Table
that can be configured as inputs or outputs. The Intel 5000X chipset MCH has a
crossbar which associates each PCI Express Hot-Plug Unit (HPU) slots with one of these
8-bit ports. The mapping is defined by a Virtual Pin Port register field, PEXCTRL.VPP, for
each of the PCI Express HPU slots. The VPP register holds the SMBus address and port
number of the IO Port associated with the PCI Express HPU. A[2:0] pins on each I/O
Extender (that is, PCA9555 or compatible components) connected to the Intel 5000X
chipset MCH must strapped uniquely.
are mapped to pins on the VPP.
5-25. These I/O Extender components have 16 I/Os, divided into two 8-bit ports
ICH6/ESB
Button
LED
Slot 0
A2 A1 A0
I/O extender 0
Button
LED
Slot 1
Intel ® 5000P chipset
INTx
Button
LED
Slot 2
I/O extender 1
Table 5-26
Intel
FSB 0
®
Slot 3
Button
5000X Chipset Memory Controller Hub (MCH) Datasheet
(P2P bridge, HPC)
LED
PEX Root Port
100K Hz SM Bus
VPP
defines how the eight hot-plug signals
MSI
FSB 1
Board Power
Manager
1
Slot 14
Functional Description
I/O Extender. The
A2 A1 A0
Button
LED
I/O extender 7
Slot 15
Button
LED

Related parts for QG5000X S L9TH