QG5000X S L9TH Intel, QG5000X S L9TH Datasheet - Page 364
QG5000X S L9TH
Manufacturer Part Number
QG5000X S L9TH
Description
Manufacturer
Intel
Datasheet
1.QG5000X_S_L9TH.pdf
(458 pages)
Specifications of QG5000X S L9TH
Lead Free Status / RoHS Status
Compliant
- Current page: 364 of 458
- Download datasheet (4Mb)
5.15.2.2
5.15.2.3
5.15.3
364
The only system information that will “survive” a PwrGd reset is either contained in
battery-backed or non-volatile storage.
Hard Reset Mechanism
Once the Intel 5000X chipset MCH platform has been booted and configured, a full
system reset may still be required to recover from system error conditions related to
various device or subsystem failures. The “hard” reset mechanism is provided to
accomplish this recovery without clearing the “sticky” error status bits useful to track
down the cause of system reboot.
A hard reset is typically initiated by the Intel 631xESB/632xESB I/O Controller Hub
component via the PCIRST# output pin, which is commonly connected directly to the
Intel 5000X chipset
Controller Hub may be caused to assert PCIRST# via both software and hardware
mechanisms. The Intel 5000X chipset
RSTIN# is asserted while PwrGd remains asserted.
The Intel 5000X chipset
subordinate PCI Express subsystems. The FSB components are reset via the
FSBxRESET# signals, while the PCI Express subsystems are reset implicitly when the
root port links are taken down.
A hard reset will clear all internal state machines and logic, and initialize all “non-
sticky” registers to their default states. Note that although the error registers will
remain intact to facilitate root-cause of the hard reset, the Intel 5000X chipset
platform in general will require a full configuration and initialization sequence to be
brought back on-line.
Processor-Only Reset Mechanism
For power management and other reasons, the Intel 5000X chipset
targeted processor only reset semantic. This mechanism was added to the platform
architecture to eliminate double-reset to the system when reset-signaled processor
information (such as clock gearing selection) must be updated during initialization
bringing the system back to the S0 state after power had been removed from the
processor complex.
Targeted Reset Mechanism
The targeted reset is provided for Hot-Plug events, as well as for port-specific error
handling under Machine Check Architecture (MCA) or SMI software control. The former
usage model is new with PCI Express technology, and the reader is referred to the PCI
Express Interface Specification, Rev 1.0a for a description of the Hot-Plug mechanism.
A targeted reset may be requested by setting bit 6 (Secondary Bus Reset) of the Bridge
Control Register (offset 3Eh) in the target root port device. This reset will be identical
to a general hard reset from the perspective of the destination PCI Express device; it
will not be differentiated at the next level down the hierarchy. Sticky error status will
survive in the destination device, but software will be required to fully configure the
port and all attached devices once reset and error interrogation have completed. After
clearing bit 6, software may determine when the downstream targeted reset has
effectively completed by monitoring the state of bit 1 (Link Active) of the VS_STS1
register (offset 47h) in the target root port device. This bit will remain deasserted until
the link has regained “link up” status, which implies that the downstream device has
completed any internal and downstream resets, and successfully completed a full
training sequence.
MCH RSTIN# input pin. The Intel 631xESB/632xESB I/O
MCH will propagate a hard reset to the FSB and to all
Intel
MCH will recognize a hard reset any time
®
5000X Chipset Memory Controller Hub (MCH) Datasheet
Functional Description
MCH supports a
MCH
Related parts for QG5000X S L9TH
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801DB I/O Controller Hub (ICH4), Pb-Free SLI
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801FB I/O Controller Hub (ICH6)
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel Strataflash Memory28F128J3 28F640J3 28F320J3
Manufacturer:
Intel Corporation
Datasheet: