EP4SE530H35C2N Altera, EP4SE530H35C2N Datasheet - Page 1114
EP4SE530H35C2N
Manufacturer Part Number
EP4SE530H35C2N
Description
IC STRATIX IV FPGA 530K 1152HBGA
Manufacturer
Altera
Series
STRATIX® IV Er
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(72 pages)
6.EP4SE230F29C3N.pdf
(12 pages)
Specifications of EP4SE530H35C2N
Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
744
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-HBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP4SE530H35C2N
Manufacturer:
ALTERA
Quantity:
147
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- EP4SGX110DF29C3N PDF datasheet #3
- EP4SGX110DF29C3N PDF datasheet #4
- EP4SGX110DF29C3N PDF datasheet #5
- EP4SE230F29C3N PDF datasheet #6
- Current page: 1114 of 1154
- Download datasheet (32Mb)
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
Switching Characteristics
Table 1–29. Transmitter Pre-Emphasis Levels for Stratix IV Devices (Part 1 of 2)
April 2011 Altera Corporation
Emphasis
Post-Tap
Setting
Pre-
1st
0
1
f
N/A
0
0
Table 1–25
Stratix IV GX and GT devices.
Table 1–25. Typical V
Table 1–26. Typical V
Table 1–27. Typical V
Table 1–28. Typical V
Table 1–29
under the following conditions (low-frequency data pattern [five 1s and five 0s] at
6.25 Gbps). The levels listed in
pre-emphasis levels under the specified conditions only and that the pre-emphasis
levels may change with data pattern and data rate.
To predict the pre-emphasis level for your specific data rate and pattern, run
simulations using the
V
peak-to-peak Typical (mV)
V
peak-to-peak Typical (mV)
V
peak-to-peak Typical (mV)
V
peak-to-peak Typical (mV)
OD
OD
OD
OD
differential
differential
differential
differential
Symbol
Symbol
Symbol
Symbol
0.7
1
0
through
lists typical transmitter pre-emphasis levels in dB for the first post tap
Table 1–28
OD
OD
OD
OD
Setting, TX Term = 85 Ω
Setting, TX Term = 100 Ω
Setting, TX Term = 120 Ω
Setting, TX Term = 150 Ω
Stratix IV HSSI HSPICE
2
0
0
170 ±
200 ±
20%
20%
240 ±
20%
300 ±
0
0
20%
0
0
lists the typical differential V
Table 1–29
340 ±
400 ±
20%
20%
Stratix IV Device Handbook Volume 4: Device Datasheet and Addendum
1
1
480 ±
3
0
0
20%
1
600 ±
V
20%
OD
1
Setting
510 ±
600 ±
20%
20%
are a representation of possible
2
2
720 ±
20%
2
models.
900 ±
V
V
4
0
0
V
V
20%
700 ±
595 ±
OD
OD
20%
OD
20%
OD
2
3
3
Setting (mV)
Setting (mV)
Setting (mV)
Setting (mV)
840 ±
20%
3
800 ±
680 ±
20%
20%
1050 ±
4
4
20%
OD
3
5
0
0
960 ±
20%
termination settings for
4
900 ±
765 ±
20%
20%
5
5
1200 ±
20%
1080 ±
4
20%
± 20%
850 ±
1000
5
20%
6
0
0
6
6
1350 ±
1200 ±
20%
± 20%
1020 ±
20%
1200
20%
5
6
7
7
1–32
7
0
0
Related parts for EP4SE530H35C2N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: