EP4SE530H35C2N Altera, EP4SE530H35C2N Datasheet - Page 733
EP4SE530H35C2N
Manufacturer Part Number
EP4SE530H35C2N
Description
IC STRATIX IV FPGA 530K 1152HBGA
Manufacturer
Altera
Series
STRATIX® IV Er
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(72 pages)
6.EP4SE230F29C3N.pdf
(12 pages)
Specifications of EP4SE530H35C2N
Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
744
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-HBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP4SE530H35C2N
Manufacturer:
ALTERA
Quantity:
147
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- EP4SGX110DF29C3N PDF datasheet #3
- EP4SGX110DF29C3N PDF datasheet #4
- EP4SGX110DF29C3N PDF datasheet #5
- EP4SE230F29C3N PDF datasheet #6
- Current page: 733 of 1154
- Download datasheet (32Mb)
Chapter 2: Transceiver Clocking in Stratix IV Devices
FPGA Fabric-Transceiver Interface Clocking
Table 2–16. Quartus II Assignments
February 2011 Altera Corporation
From
To
Assignment Name
Value
Note to
(1) You can find the full hierarchy name of the 0 PPM clock driver using the Node Finder feature in the Quartus II Assignment Editor.
Table
FPGA Fabric-Receiver Interface Clocking
2–13:
1
Table 2–16
editor.
For more implementation information, refer to
Configuring Sixteen Identical Channels Across Four Transceiver Blocks” on
page
Basic (PMA Direct) mode
In Basic (PMA Direct) mode, each channel must be clocked by its own tx_clkout. As a
result, the number of global and/or regional clock resources required is significantly
higher. In Basic (PMA Direct) ×N mode, to save on global and/or regional clock
resources, you may use tx_clkout from centrally located channels to clock all the
channels. The coreclkout port is not available in Basic (PMA Direct) ×N mode.
The receiver phase compensation FIFO compensates for the phase difference between
the parallel receiver PCS clock (FIFO write clock) and the FPGA fabric clock (FIFO
read clock). The receiver phase compensation FIFO read clock forms the FPGA
fabric-Receiver interface clock. The FIFO write clock and read clock must have exactly
the same frequency (0 PPM frequency difference).
Stratix IV transceivers provide the following two options for selecting the receiver
phase compensation FIFO read clock:
■
■
User-selection is provided to share transceiver datapath interface clocks in order to
reduce the global, regional, and periphery clock resource usage in your design.
Full design hierarchy name of one of the following clock drivers that you choose to drive the
tx_coreclk ports of all identical channels (1):
■
■
■
■
■
■
tx_dataout pins of all identical channels whose tx_coreclk ports are connected together and
driven by the 0 PPM clock driver.
GXB 0 PPM Core Clock Setting
ON
“Quartus II Software-Selected Receiver Phase Compensation FIFO Read Clock” on
page 2–62
“User-Selected Receiver Phase Compensation FIFO Read Clock” on page 2–69
tx_clkout
coreclkout
FPGA CLK input pins
Transceiver refclk pins
Clock output from the left and right or top and bottom PLLs
tx_dataout port of one of the identical channels
2–76.
lists the Quartus II assignments that you must make in the assignment
“Configuration Example 2:
Stratix IV Device Handbook Volume 2: Transceivers
2–61
Related parts for EP4SE530H35C2N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: