EP4SE530H35C2N Altera, EP4SE530H35C2N Datasheet - Page 122

• Manufacturer Part Number: EP4SE530H35C2N
• Description: IC STRATIX IV FPGA 530K 1152HBGA
• Manufacturer: Altera
• Series: STRATIX® IV Er

Specifications of EP4SE530H35C2N

• Number Of Logic Elements/cells: 531200
• Number Of Labs/clbs: 21248
• Total Ram Bits: 27376
• Number Of I /o: 744
• Voltage - Supply: 0.87 V ~ 0.93 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 1152-HBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -

5–6
Figure 5–5. PCLK Networks (EP4SGX70 and EP4SGX110 Devices)
Stratix IV Device Handbook Volume 1
Periphery Clock Networks
PCLK networks shown in
individual clock networks driven from the periphery of the Stratix IV device. Clock
outputs from the dynamic phase aligner (DPA) block, programmable logic device
(PLD)-transceiver interface clocks, horizontal I/O pins, and internal logic can drive
the PCLK networks.
PCLKs have higher skew when compared with GCLK and RCLK networks. You can
use PCLKs for general purpose routing to drive signals into and out of the Stratix IV
device.
Legal clock sources for PCLK networks are clock outputs from the DPA block,
PLD-transceiver interface clocks, horizontal I/O pins, and internal logic.
CLK[0..3]
L2
PCLK[14..27]
PCLK[0..13]
Figure 5–5
CLK[12..15]
Q1
Q4
CLK[4..7]
T1
B1
Q2
Q3
through
PCLK[28..41]
PCLK[42..56]
Chapter 5: Clock Networks and PLLs in Stratix IV Devices
Figure 5–8 on page 5–8
R2
CLK[8..11]
Clock Networks in Stratix IV Devices
February 2011 Altera Corporation
are collections of