EP4SE530H35C2N Altera, EP4SE530H35C2N Datasheet - Page 556
EP4SE530H35C2N
Manufacturer Part Number
EP4SE530H35C2N
Description
IC STRATIX IV FPGA 530K 1152HBGA
Manufacturer
Altera
Series
STRATIX® IV Er
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(72 pages)
6.EP4SE230F29C3N.pdf
(12 pages)
Specifications of EP4SE530H35C2N
Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
744
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-HBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP4SE530H35C2N
Manufacturer:
ALTERA
Quantity:
147
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- EP4SGX110DF29C3N PDF datasheet #3
- EP4SGX110DF29C3N PDF datasheet #4
- EP4SGX110DF29C3N PDF datasheet #5
- EP4SE230F29C3N PDF datasheet #6
- Current page: 556 of 1154
- Download datasheet (32Mb)
1–112
Stratix IV Device Handbook Volume 2: Transceivers
1
1
Table 1–43
in Basic single-width and double-width modes.
Table 1–43. PCS-PMA Interface Widths and Data Rates Supported in Basic Single-Width and
Double-Width Modes for Stratix IV GT Devices
Low Latency PCS Datapath
The ALTGX MegaWizard Plug-In Manager provides an Enable low latency PCS
mode option when configured in Basic single-width or Basic double-width mode. If
you select this option, the following transmitter and receiver channel PCS blocks are
bypassed to yield a low latency PCS datapath:
■
■
■
■
■
In low latency PCS modes, the transmitter and receiver phase compensation FIFOs are
always enabled. Depending on the targeted data rate, you can optionally bypass the
byte serializer and deserializer blocks. For more information, refer to
Width Mode Configurations” on page 1–113
Configurations” on page
The PCS latency in Basic single-width and Basic double-width modes with and
without the low latency PCS mode option is pending characterization.
Basic double-width mode configurations at data rates of > 6.5 Gbps are only allowed
in low-latency PCS bypass mode.
Basic single-width mode
Basic double-width mode
Note to
(1) The data rate range supported in Basic single-width and double-width modes varies depending on whether or not
8B/10B encoder and decoder
Word aligner
Deskew FIFO
Rate match (clock rate compensation) FIFO
Byte ordering
Basic Functional Mode
you use the byte serializer/deserializer. For more information, refer
on page 1–113
Table
lists the Stratix IV GT PCS-PMA interface widths and data rates supported
1–43:
and
“Basic Double-Width Mode Configurations” on page
1–117.
Supported Data Rate Range
600 Mbps to 3.75 Gbps
1.0 to 11.3 Gbps
(Note 1)
Chapter 1: Transceiver Architecture in Stratix IV Devices
and
“Basic Double-Width Mode
to“Basic Single-Width Mode Configurations”
1–117.
PMA-PCS Interface Width
February 2011 Altera Corporation
Transceiver Block Architecture
16-bit, 20-bit
8-bit, 10-bit
“Basic Single-
Related parts for EP4SE530H35C2N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: