SAM3U2C Atmel Corporation, SAM3U2C Datasheet - Page 90

• Manufacturer Part Number: SAM3U2C
• Manufacturer: Atmel Corporation

Specifications of SAM3U2C

• Flash (kbytes): 128 Kbytes
• Pin Count: 100
• Max. Operating Frequency: 96 MHz
• Cpu: Cortex-M3
• # Of Touch Channels: 28
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 57
• Ext Interrupts: 57
• Usb Transceiver: 1
• Quadrature Decoder Channels: 1
• Usb Speed: Hi-Speed
• Usb Interface: Device
• Spi: 4
• Twi (i2c): 1
• Uart: 4
• Ssc: 1
• Sd / Emmc: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 8
• Adc Resolution (bits): 12
• Adc Speed (ksps): 384
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 36
• Self Program Memory: YES
• External Bus Interface: 1
• Dram Memory: No
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8/3.3
• Operating Voltage (vcc): 1.62 to 3.6
• Fpu: No
• Mpu / Mmu: Yes / No
• Timers: 3
• Output Compare Channels: 3
• Input Capture Channels: 3
• Pwm Channels: 4
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

90
SAM3U Series
Table 13-13. Cortex-M3 instructions (Continued)
Mnemonic
ISB
IT
LDM
LDMDB,
LDMEA
LDMFD,
LDMIA
LDR
LDRB,
LDRBT
LDRD
LDREX
LDREXB
LDREXH
LDRH,
LDRHT
LDRSB,
LDRSBT
LDRSH,
LDRSHT
LDRT
LSL, LSLS
LSR, LSRS
MLA
MLS
MOV, MOVS
MOVT
MOVW, MOV
MRS
MSR
MUL, MULS
MVN, MVNS
NOP
ORN, ORNS
ORR, ORRS
POP
PUSH
Operands
-
-
Rn{!}, reglist
Rn{!}, reglist
Rn{!}, reglist
Rt, [Rn, #offset]
Rt, [Rn, #offset]
Rt, Rt2, [Rn, #offset]
Rt, [Rn, #offset]
Rt, [Rn]
Rt, [Rn]
Rt, [Rn, #offset]
Rt, [Rn, #offset]
Rt, [Rn, #offset]
Rt, [Rn, #offset]
Rd, Rm, <Rs|#n>
Rd, Rm, <Rs|#n>
Rd, Rn, Rm, Ra
Rd, Rn, Rm, Ra
Rd, Op2
Rd, #imm16
Rd, #imm16
Rd, spec_reg
spec_reg, Rm
{Rd,} Rn, Rm
Rd, Op2
-
{Rd,} Rn, Op2
{Rd,} Rn, Op2
reglist
reglist
Brief description
Instruction Synchronization Barrier
If-Then condition block
Load Multiple registers, increment after -
Load Multiple registers, decrement
before
Load Multiple registers, increment after -
Load Register with word
Load Register with byte
Load Register with two bytes
Load Register Exclusive
Load Register Exclusive with byte
Load Register Exclusive with halfword
Load Register with halfword
Load Register with signed byte
Load Register with signed halfword
Load Register with word
Logical Shift Left
Logical Shift Right
Multiply with Accumulate, 32-bit result
Multiply and Subtract, 32-bit result
Move
Move Top
Move 16-bit constant
Move from special register to general
register
Move from general register to special
register
Multiply, 32-bit result
Move NOT
No Operation
Logical OR NOT
Logical OR
Pop registers from stack
Push registers onto stack
Flags
-
-
-
-
-
-
-
-
-
-
-
-
N,Z,C
N,Z,C
-
-
N,Z,C
-
-
N,Z,C,V
N,Z
N,Z,C
-
N,Z,C
N,Z,C
-
-
-
N,Z,C
6430E–ATARM–29-Aug-11
Page
page 156
page 147
page 111
page 111
page 111
page 106
page 106
page 106
page 106
page 106
page 106
page 106
page 106
page 106
page 106
page 124
page 124
page 134
page 134
page 128
page 130
page 128
page 157
page 158
page 134
page 128
page 159
page 122
page 122
page 113
page 113