ATAVRDISPLAYX Atmel, ATAVRDISPLAYX Datasheet - Page 165

no-image

ATAVRDISPLAYX

Manufacturer Part Number
ATAVRDISPLAYX
Description
KIT EVAL XMEGA DISPLAY
Manufacturer
Atmel
Datasheets

Specifications of ATAVRDISPLAYX

Main Purpose
*
Embedded
*
Utilized Ic / Part
*
Primary Attributes
*
Secondary Attributes
*
Silicon Manufacturer
Atmel
Silicon Family Name
ATxmega
Kit Contents
Board
Features
Temperature Sensor, Mono Speaker Via Audio Amplifier
Svhc
No SVHC (15-Dec-2010)
Core Architecture
AVR
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATAVRDISPLAYX
Manufacturer:
Atmel
Quantity:
135
14.12 Register Description
14.12.1
14.12.2
8077H–AVR–12/09
CTRLA - Control Register A
CTRLB - Control Register B
• Bit 7:4 - Reserved bits
These bits are unused and reserved for future use. For compatibility with future devices, always
write these bits to zero when this register is written.
• Bit 3:0 - CLKSEL[3:0]: Clock Select
These bits select clock source for the Timer/Counter according to
CLKSEL=0001 must be set to ensure a correct output from the waveform generator when the
Hi-Res extension is enabled.
Table 14-3.
• Bit 7:4 – CCxEN: Compare or Capture Enable
Setting these bits in FRQ or PWM waveform generation mode of operation will override of the
port output register for the corresponding OCn output pin.
When input capture operation is selected the CCxEN bits enables the capture operation for the
corresponding CC channel.
Bit
+0x01
Read/Write
Initial Value
Bit
+0x00
Read/Write
Initial Value
CLKSEL[3:0]
0000
0001
0010
0011
0100
0101
0110
0111
1xxx
CCDEN
R/W
Clock Select
7
0
R
7
0
-
Group Configuration
CCCEN
R/W
R
6
0
6
0
-
DIV1024
DIV256
EVCHn
DIV64
DIV1
DIV2
DIV4
DIV8
OFF
CCBEN
R/W
R
5
0
5
0
-
CCAEN
R/W
R
4
0
4
0
-
Description
None (i.e, Timer/Counter in ‘OFF’ state)
Prescaler: clk
Prescaler: clk/2
Prescaler: clk/4
Prescaler: clk/8
Prescaler: clk/64
Prescaler: clk/256
Prescaler: clk/1024
Event channel n, n= [0,...,7]
R/W
R
3
0
3
0
-
R/W
R/W
2
0
2
0
CLKSEL[3:0]
Table
WGMODE[2:0]
R/W
R/W
1
0
1
0
14-3.
XMEGA A
R/W
R/W
0
0
0
0
CTRLA
CTRLB
165

Related parts for ATAVRDISPLAYX