ATAVRDISPLAYX Atmel, ATAVRDISPLAYX Datasheet - Page 99

• Manufacturer Part Number: ATAVRDISPLAYX
• Description: KIT EVAL XMEGA DISPLAY
• Manufacturer: Atmel

Specifications of ATAVRDISPLAYX

• Main Purpose: *
• Embedded: *
• Utilized Ic / Part: *
• Primary Attributes: *
• Secondary Attributes: *
• Silicon Manufacturer: Atmel
• Silicon Family Name: ATxmega
• Kit Contents: Board
• Features: Temperature Sensor, Mono Speaker Via Audio Amplifier
• Svhc: No SVHC (15-Dec-2010)
• Core Architecture: AVR
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

8.6.2
8.6.3
8077H–AVR–12/09
PRPA/B - Power Reduction Port A/B Register
PRPC/D/E/F - Power Reduction Port C/D/E/F Register
Note:
• Bit 7:3 - Reserved
These bits are reserved and will always be read as zero. For compatibility with future devices,
always write these bits to zero when this register is written.
• Bit 2 - DAC: Power Reduction DAC
Setting this bit stops the clock to the DAC. The DAC should be disabled before shut down.
• Bit 1 - ADC: Power Reduction ADC
Setting this bit stops the clock to the ADC. The ADC should be disabled before shut down.
• Bit 0 - AC: Power Reduction Analog Comparator
Setting this bit stops the clock to the Analog Comparator. The AC should be disabled before shut
down.
• Bit 7 - Reserved
This bit is reserved and will always be read as zero. For compatibility with future devices, always
write this bit to zero when this register is written.
• Bit 6 - TWI: Two-Wire Interface
Setting this bit stops the clock to the Two-Wire Interface. When the bit is cleared the peripheral
should be reinitialized to ensure proper operation.
• Bit 5 - USART1
Setting this bit stops the clock to the USART1. When the bit is cleared the peripheral should be
reinitialized to ensure proper operation.
• Bit 4 - USART0
Setting this bit stops the clock to the USART0. When the bit is cleared the peripheral should be
reinitialized to ensure proper operation.
Bit
+0x01/+0x02
Read/Write
Initial Value
Bit
Read/Write
Initial Value
Disabling of analog modules stops the clock to the analog blocks themselves and not only the
interfaces.
R
7
0
-
R
7
0
-
TWI
R/W
6
0
R
6
0
-
USART1
R/W
5
0
R
5
0
-
USART0
R/W
4
0
R
4
0
-
R/W
SPI
3
0
3
R
0
-
HIRES
R/W
DAC
R/W
2
0
2
0
TC1
R/W
ADC
R/W
1
0
1
0
XMEGA A
TC0
R/W
R/W
0
0
AC
0
0
PRPC/D/E/F
PRPA/B
99