ATAVRDISPLAYX Atmel, ATAVRDISPLAYX Datasheet - Page 327

• Manufacturer Part Number: ATAVRDISPLAYX
• Description: KIT EVAL XMEGA DISPLAY
• Manufacturer: Atmel

Specifications of ATAVRDISPLAYX

• Main Purpose: *
• Embedded: *
• Utilized Ic / Part: *
• Primary Attributes: *
• Secondary Attributes: *
• Silicon Manufacturer: Atmel
• Silicon Family Name: ATxmega
• Kit Contents: Board
• Features: Temperature Sensor, Mono Speaker Via Audio Amplifier
• Svhc: No SVHC (15-Dec-2010)
• Core Architecture: AVR
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

26.10.12 OFFSETCAL – DAC Offset Calibration Register
26.11 Register Summary
8077H–AVR–12/09
Address
+0x00
+0x01
+0x02
+0x03
+0x04
+0x05
+0x06
+0x07
+0x08
+0x09
+0x10
+0x11
+0x12
+0x13
+0x14
+0x15
+0x16
+0x17
+0x18
+0x19
+0x1A
+0x1B
Name
CTRLB
OFFSETCAL
CH0DATAH
CH1DATAH
CH0DATAL
CH1DATAL
TIMCTRL
GAINCAL
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
EVCTRL
STATUS
CTRLC
CTRLA
• Bits 6:0 - GAINCAL[6:0]: DAC Gain Calibration value
These bits are used to compensate the gain error in the DAC. See
details on how to calibrate gain.
• Bit 7 - Reserved
This bit is unused and reserved for future use. For compatibility with future devices, always write
this bit to zero when this register is written.
• Bits 6:0 - OFFSETCAL[6:0]: DAC Offset Calibration value
These bits are used to compensate the offset error in the DAC. See
for details on how to calibrate offset.
This is the I/O summary when the DAC is configured to give standard 12-bit results. I/O sum-
mary for 12-bit left adjusted will be similar, but with some changes in the data registers
CHnDATAL and CHnDATAH.
Bit
+0x09
Read/Write
Initial Value
Bit 7
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Bit 6
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
CHSEL[1:0]
R
7
0
-
CONINTVAL[2:0]
Bit 5
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
R/W
6
0
Bit 4
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
R/W
5
0
REFSEL[1:0]
CHDATA[7:0]
CHDATA[7:0]
CH1EN
Bit 3
R/W
-
-
-
-
-
-
-
-
-
-
-
-
-
OFFSETCAL[6:0]
4
0
GAINCAL[6:0]
OFFSETCAL[6:0]
R/W
CH0EN
3
0
Bit 2
-
-
-
-
-
-
-
-
-
-
-
-
-
REFRESH[3:0]
CHDATA[11:8]
CHDATA[11:8]
R/W
2
0
CH1TRIG
LPMODE
EVSEL[2:0]
CH1DRE
Bit 1
-
-
-
-
-
-
-
-
-
-
-
”Calibration” on page 319
R/W
”Calibration” on page 319
1
0
CH0TRIG
LEFTADJ
ENABLE
CH0DRE
XMEGA A
Bit 0
R/W
-
-
-
-
-
-
-
-
-
-
0
0
OFFSETCAL
Page
320
320
321
322
322
324
326
327
325
324
326
325
327
for