ATSAM3S-EK Atmel, ATSAM3S-EK Datasheet - Page 226

• Manufacturer Part Number: ATSAM3S-EK
• Description: KIT EVAL FOR ATSAM3S4C
• Manufacturer: Atmel
• Series: SAM3Sr
• Type: MCUr

Specifications of ATSAM3S-EK

• Contents: Board, Cables, Power Supply
• Silicon Manufacturer: Atmel
• Core Architecture: ARM
• Core Sub-architecture: Cortex-M3
• Kit Contents: Board
• Features: TFT Colour LCD Display, SD/MMC Interface
• Svhc: No SVHC (15-Dec-2010)
• Rohs Compliant: Yes
• For Use With/related Products: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

12.3.4.2
12.3.4.3
Figure 12-4. User Reset State
226
periph_nreset
proc_nreset
(nrst_out)
RSTTYP
SAM3S Preliminary
NRST
SLCK
NRST
MCK
Backup Reset
User Reset
A Backup reset occurs when the chip returns from Backup mode. The core_backup_reset signal
is asserted by the Supply Controller when a Backup reset occurs.
The field RSTTYP in RSTC_SR is updated to report a Backup Reset.
The User Reset is entered when a low level is detected on the NRST pin and the bit URSTEN in
RSTC_MR is at 1. The NRST input signal is resynchronized with SLCK to insure proper behav-
ior of the system.
The User Reset is entered as soon as a low level is detected on NRST. The Processor Reset
and the Peripheral Reset are asserted.
The User Reset is left when NRST rises, after a two-cycle resynchronization time and a 3-cycle
processor startup. The processor clock is re-enabled as soon as NRST is confirmed high.
When the processor reset signal is released, the RSTTYP field of the Status Register
(RSTC_SR) is loaded with the value 0x4, indicating a User Reset.
T h e
EXTERNAL_RESET_LENGTH Slow Clock cycles, as programmed in the field ERSTL. How-
ever, if NRST does not rise after EXTERNAL_RESET_LENGTH because it is driven low
externally, the internal reset lines remain asserted until NRST actually rises.
Resynch.
2 cycles
Any
Freq.
Any
N R S T
>= EXTERNAL RESET LENGTH
M a n a g e r
g u a r a n t e e s
Resynch.
2 cycles
XXX
t h a t
Processor Startup
t h e
= 2 cycles
N R S T
l i n e
0x4 = User Reset
i s
6500C–ATARM–8-Feb-11
a s s e r t e d
f o r