LPC2458FET180,551 NXP Semiconductors, LPC2458FET180,551 Datasheet - Page 94

• Manufacturer Part Number: LPC2458FET180,551
• Description: IC ARM7 MCU FLASH 512K 180TFBGA
• Manufacturer: NXP Semiconductors
• Series: LPC2400r

Specifications of LPC2458FET180,551

• Core Processor: ARM7
• Core Size: 16/32-Bit
• Speed: 72MHz
• Connectivity: CAN, EBI/EMI, Ethernet, I²C, Microwire, MMC, SPI, SSI, SSP, UART/USART, USB OTG
• Peripherals: Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
• Number Of I /o: 136
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 98K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 8x10b; D/A 1x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 180-TFBGA
• Processor Series: LPC24
• Core: ARM7TDMI-S
• Data Bus Width: 32 bit
• Data Ram Size: 98 KB
• Interface Type: CAN, Ethernet, I2C, I2S, IrDA, SPI, SSP, UART, USB
• Maximum Clock Frequency: 72 MHz
• Number Of Programmable I/os: 136
• Number Of Timers: 4
• Operating Supply Voltage: 3.3 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2, SAB-TFBGA180
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 10 bit, 8 Channel
• On-chip Dac: 10 bit, 1 Channel
• Package: 180TFBGA
• Device Core: ARM7TDMI-S
• Family Name: LPC2000
• Maximum Speed: 72 MHz
• For Use With: 622-1023 - BOARD SCKT ADAPTER FOR TFBGA180622-1005 - USB IN-CIRCUIT PROG ARM7 LPC2K
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details
• Other names: 568-4258; 935282454551; LPC2458FET180-S

NXP Semiconductors
UM10237_4
User manual
10.23 Static Memory Output Enable Delay registers (EMCStaticWaitOen0-3 -
10.24 Static Memory Read Delay registers (EMCStaticWaitRd0-3 -
Table 5–90
Table 90.
0xFFE0 8208, 228, 248, 268)
The EMCStaticWaitOen0-3 registers enable you to program the delay from the chip select
or address change, whichever is later, to the output enable. It is recommended that these
registers are modified during system initialization, or when there are no current or
outstanding transactions. This can be ensured by waiting until the EMC is idle, and then
entering low-power, or disabled mode. These registers are accessed with one wait state.
Table 5–91
Table 91.
0xFFE0 820C, 22C, 24C, 26C)
The EMCStaticWaitRd0-3 registers enable you to program the delay from the chip select
to the read access. It is recommended that these registers are modified during system
initialization, or when there are no current or outstanding transactions. This can be
ensured by waiting until the EMC is idle, and then entering low-power, or disabled mode. It
is not used if the extended wait bit is enabled in the EMCStaticConfig0-3 registers. These
registers are accessed with one wait state.
Table 5–92
Bit
3:0
31:4
Bit
3:0
31:4
Symbol
Wait write
enable
(WAITWEN)
-
Symbol
Wait output
enable
(WAITOEN)
-
Static Memory Write Enable Delay registers (EMCStaticWaitWen0-3 - address
0xFFE0 8204,0xFFE0 8224, 0xFFE0 8244, 0xFFE0 8264) bit description
Static Memory Output Enable delay registers (EMCStaticWaitOen03 - address
0xFFE0 8208, 0xFFE0 8228, 0xFFE0 8248, 0xFFE0 8268) bit description
shows the bit assignments for the EMCStaticWaitWen0-3 registers.
shows the bit assignments for the EMCStaticWaitOen0-3 registers.
shows the bit assignments for the EMCStaticWaitRd0-3 registers.
Value
0x0
0x1 - 0xF (n + 1) CCLK cycle delay. The delay is (WAITWEN +1) x
-
Rev. 04 — 26 August 2009
Value Description
0x0
0x1 -
0xF
-
Chapter 5: LPC24XX External Memory Controller (EMC)
Description
Delay from chip select assertion to write enable.
One CCLK cycle delay between assertion of chip select
and write enable (POR reset value).
tCCLK.
Reserved, user software should not write ones to
reserved bits. The value read from a reserved bit is not
defined.
Delay from chip select assertion to output enable.
No delay (POR reset value).
n cycle delay. The delay is WAITOEN x tCCLK.
Reserved, user software should not write ones to
reserved bits. The value read from a reserved bit is not
defined.
UM10237
© NXP B.V. 2009. All rights reserved.
94 of 792
Reset
Value
0x0
NA
Reset
Value
0x0
NA