MPC5125YVN400 Freescale Semiconductor, MPC5125YVN400 Datasheet - Page 763

IC MCU 32BIT E300 324TEPBGA

MPC5125YVN400

Manufacturer Part Number
MPC5125YVN400
Description
IC MCU 32BIT E300 324TEPBGA
Manufacturer
Freescale Semiconductor
Series
MPC51xxr

Specifications of MPC5125YVN400

Core Processor
e300
Core Size
32-Bit
Speed
400MHz
Connectivity
CAN, EBI/EMI, Ethernet, I²C, USB OTG
Peripherals
DMA, WDT
Number Of I /o
64
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.33 V ~ 1.47 V
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
324-PBGA
Processor Series
MPC51xx
Core
e300
Data Bus Width
32 bit
Development Tools By Supplier
TWR-MPC5125-KIT, TWR-SER, TWR-ELEV, TOWER
Maximum Clock Frequency
400 MHz
Operating Supply Voltage
1.4 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Data Ram Size
32 KB
I/o Voltage
3.3 V
Interface Type
CAN, I2C
Minimum Operating Temperature
- 40 C
Program Memory Size
32 bit
Cpu Speed
400MHz
Embedded Interface Type
CAN, I2C, SPI, UART, USB
Digital Ic Case Style
TEPBGA
No. Of Pins
324
Rohs Compliant
Yes
Cpu Family
MPC5xx
Device Core Size
32b
Frequency (max)
400MHz
Total Internal Ram Size
32KB
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
324
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC5125YVN400
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MPC5125YVN400
Manufacturer:
LTC
Quantity:
29
Part Number:
MPC5125YVN400
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Freescale Semiconductor
WU_SRC_2
WU_SRC_3
WU_SRC_4
WU_SRC_5
WU_SRC_
TTR_CMP
DIS_HIB_
MODE
MODE
TAMP
Field
WU_SRC_2_EN = 0:
WU_SRC_2_EN = 1:
Note: This bit CANNOT be written at the same time WU_SRC_2_EN is written.
WU_SRC_3_EN = 0:
WU_SRC_3_EN = 1:
Note: This bit CANNOT be written at the same time WU_SRC_3_EN is written.
WU_SRC_4_EN = 0:
WU_SRC_4_EN = 1:
Note: This bit CANNOT be written at the same time WU_SRC_4_EN is written.
WU_SRC_5_EN = 0:
WU_SRC_5_EN = 1:
Note: This bit CANNOT be written at the same time WU_SRC_4_EN is written.
This bit determines whether to disable the HIB_MODE output pin.
0 Enable the HIB_MODE output pin.
1 Disable the HIB_MODE output pin.The HIB_MODE output pin is always negated high regardless the wake
up sources (TTR, GPIO[00:03], CAN[1:2]_RX).
Wake Up Source Mode bit
0 Allow all proceeding wake up signals to be registered.
1 Inhibit all proceeding wake up signals after the first WU_SRC status bit is registered.
Note: In cases two or more wake up signals occur within a 32 kHz window, both signals are registered in their
This bit is set when V
this bit.
Software can use this bit recognize loss of V
This bit is the value of the RTC_TTR register compared to the RTC_ATC register.
TTR_CMP = RTC_TTR < RTC_ATC
Breadcrumb bit (BC_1) function
Bit functions as a wakeup source sticky bit.
When GPIO02 is asserted, according to WU_SRC_2_LVL bit, then this bit is set to 1.
Software can clear it by writing a 1 to this location when GPIO02 is its inactive wake up state.
Breadcrumb bit (BC_2) function
Bit functions as a wakeup source sticky bit.
When GPIO03 is asserted, according to WU_SRC_3_LVL bit, then this bit is set to 1.
Software can clear it by writing a 1 to this location when GPIO03 is its inactive wake up state.
Breadcrumb bit (BC_3) function
Bit functions as a wakeup source sticky bit.
When CAN2_RX is asserted, according to WU_SRC_4_LVL bit, then this bit is set to 1.
Software can clear it by writing a 1 to this location when CAN2_RX is its inactive wake up state.
Breadcrumb bit (BC_4) function
Bit functions as a wakeup source sticky bit.
When CAN1_RX is asserted, according to WU_SRC_4_LVL bit, then this bit is set to 1.
Software can clear it by writing a 1 to this location when CAN1_RX is its inactive wake up state.
This register has no influence on the Deep Sleep mode, but does have
influence on the Hibernation mode.
corresponding WU_SRC bits even when WU_SRC_MODE is asserted to 1.
Table 27-13. RTC_KAR field descriptions (continued)
MPC5125 Microcontroller Reference Manual, Rev. 2
BAT
is applied or oscillator stops running. Software can clear this bit by writing an one to
NOTE
BAT
Description
power or stop of RTC OSC.
Real Time Clock (RTC)
27-15

Related parts for MPC5125YVN400