MPC5125YVN400 Freescale Semiconductor, MPC5125YVN400 Datasheet - Page 812

IC MCU 32BIT E300 324TEPBGA

MPC5125YVN400

Manufacturer Part Number
MPC5125YVN400
Description
IC MCU 32BIT E300 324TEPBGA
Manufacturer
Freescale Semiconductor
Series
MPC51xxr

Specifications of MPC5125YVN400

Core Processor
e300
Core Size
32-Bit
Speed
400MHz
Connectivity
CAN, EBI/EMI, Ethernet, I²C, USB OTG
Peripherals
DMA, WDT
Number Of I /o
64
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.33 V ~ 1.47 V
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
324-PBGA
Processor Series
MPC51xx
Core
e300
Data Bus Width
32 bit
Development Tools By Supplier
TWR-MPC5125-KIT, TWR-SER, TWR-ELEV, TOWER
Maximum Clock Frequency
400 MHz
Operating Supply Voltage
1.4 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Data Ram Size
32 KB
I/o Voltage
3.3 V
Interface Type
CAN, I2C
Minimum Operating Temperature
- 40 C
Program Memory Size
32 bit
Cpu Speed
400MHz
Embedded Interface Type
CAN, I2C, SPI, UART, USB
Digital Ic Case Style
TEPBGA
No. Of Pins
324
Rohs Compliant
Yes
Cpu Family
MPC5xx
Device Core Size
32b
Frequency (max)
400MHz
Total Internal Ram Size
32KB
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
324
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC5125YVN400
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MPC5125YVN400
Manufacturer:
LTC
Quantity:
29
Part Number:
MPC5125YVN400
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Secure Digital Host Controller (SDHC)
writing and holds the DAT line low if its write buffer is full and unable to accept new data from a new
WRITE_BLOCK command. The host may poll the status of the card with a SEND_STATUS command
(CMD13) at any time, and the card responds with its status. The status bit READY_FOR_DATA indicates
the card can accept new data or the write process remains in progress. The host may deselect the card by
issuing CMD7 (to select a different card) which displaces the card into the disconnect state and releases
the DAT line without interrupting the write operation. When re-selecting the card, it reactivates the busy
indication by pulling DAT to low if programming remains in progress and the write buffer is unavailable.
The software flow to write to card with DMA enable is:
If the write operation is without DMA, the system needs to write data to the buffer through buffer write
ready interrupt or by polling the buffer write ready status bit (STATUS[BUF_WR_RDY]). For high
performance, data transfer using DMA is preferred.
28-40
1. Start MMC_SD_CLK if it is stopped.
2. Check the card status, wait until card is ready for data.
3. For SD/MMC, set the card block length, using SET_BLOCKLEN (CMD16).
4. Set the SDHC block length register to be same as block length set to the card in Step 3. For SDIO,
5. Set the SDHC Number of Blocks (SDHC_NOB) register. NOB is 1 for single block write or
6. Disable the buffer ready interrupt, configure the DMA setting and enable the SDHC DMA channel:
7. Check the card status and wait until the card is ready for data.
8. Set the SDHC_CMD register to any of the following:
9. Set the SDHC Command Argument (SDHC_ARG) register.
10. Set the SDHC Command Data Control (SDHC_CMD_DAT_CONT) register.
11. Wait for end command response and check if there any CRC error or timeout error.
12. Wait for DMA done.
13. Check for Write_OP_DONE and check status bit to see if write CRC error occurred.
14. Send STOP_TRANSMISSION command to card if the write command is
if the CMD53 is in byte mode, the SDHC block length register should be set according to bytes
count in CMD53; if the CMD53 is in block mode, the SDHC block length register should be set
according to the block size in CCCR registers.
CMD53 in byte mode for SDIO.
— Write 1 to bit[3] of INT_MASK register in SDHC.
— Set DMA destination to be SDHC_Buffer Access register.
— Set DMA destination port size to be 32-bit.
— Set DMA Burst length to be 16 bytes in 1-bit mode or 64 bytes in 4-bit mode.
— Set DMA transfer count to be number of bytes which is a multiple of the Block_length
— CMD24(WRITE_BLOCK), or
— CMD25(WRITE_MULTIPLE_BLOCK), or
— CMD53 in byte mode or block mode
WRITE_MULTIPLE_BLOCK (CMD25).
(NOB × blk_len = total number of bytes).
MPC5125 Microcontroller Reference Manual, Rev. 2
Freescale Semiconductor

Related parts for MPC5125YVN400