UPD70F3785GJ-GAE-AX Renesas Electronics America, UPD70F3785GJ-GAE-AX Datasheet - Page 1015

no-image

UPD70F3785GJ-GAE-AX

Manufacturer Part Number
UPD70F3785GJ-GAE-AX
Description
MCU 32BIT V850ES/JX3-E 144-LQFP
Manufacturer
Renesas Electronics America
Series
V850ES/Jx3-Er
Datasheet

Specifications of UPD70F3785GJ-GAE-AX

Core Processor
RISC
Core Size
32-Bit
Speed
50MHz
Connectivity
CSI, EBI/EMI, Ethernet, I²C, UART/USART, USB
Peripherals
DMA, LVD, PWM, WDT
Number Of I /o
100
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
124K x 8
Voltage - Supply (vcc/vdd)
2.85 V ~ 3.6 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD70F3785GJ-GAE-AX
Manufacturer:
Renesas Electronics America
Quantity:
10 000
20.16.2 Master operation in multimaster system
Remark
Note Confirm that the bus release status (IICCLn.CLDn bit = 1, IICCLn.DADn bit = 1) has been maintained
1
No
for a certain period (1 frame, for example). When the SDA0n pin is constantly low level, determine
whether to release the I
the communicating product.
ACKEn = WTIMn = SPIEn = 1
n = 0 to 3 (V850ES/JH3-E)
n = 0 to 4 (V850ES/JJ3-E)
m = 0 to 2
Set STCENn, IICRSVn
Confirm bus status
reservation enable
INTIICn interrupt
Master operation
OCKSm ← XXH
Communication
IICCLn ← XXH
SVAn ← XXH
IICCn ← XXH
IICRSVn = 0?
IICXn ← 0XH
IICFn ← 0XH
SPDn = 1?
occurred?
SPIEn = 1
IICEn = 1
Set ports
started?
START
A
Yes
Yes
Yes
Yes
(communication start
request issued)
• Waiting for slave specification from another master
• Waiting for communication start request (depending on user program)
Confirmation of bus
status is in progress
Figure 20-20. Master Operation in Multimaster System (1/3)
Note
reservation disable
Communication
(no communication start request)
Bus release status for a certain period
No
No
No
2
Refer to Table 4-18 Using Port Pin as Alternate-Function Pin
to set the I
Transfer clock selection
Local address setting
Start condition setting
Slave operation
C0n bus (SCL0n, SDA0n pins = high level) by referring to the specifications of
B
2
C mode before this function is used.
User’s Manual U19601EJ2V0UD
STCENn = 1?
CHAPTER 20 I
INTIICn interrupt
Yes
Slave operation
SPIEn = 0
occurred?
Yes
No
2
C BUS
No
Waiting for communication request
INTIICn interrupt
SPDn = 1?
SPTn = 1
occurred?
Yes
Yes
No
No
Communication start preparation
(stop condition generation)
Waiting for stop condition
detection
Slave operation
1013

Related parts for UPD70F3785GJ-GAE-AX