HD6417705F133BV Renesas Electronics America, HD6417705F133BV Datasheet - Page 605

• Manufacturer Part Number: HD6417705F133BV
• Description: MPU 3V 0K PB-FREE 208 FP
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7700r

Specifications of HD6417705F133BV

• Core Processor: SH-3
• Core Size: 32-Bit
• Speed: 133MHz
• Connectivity: EBI/EMI, FIFO, IrDA, SCI, USB
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 105
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.4 V ~ 1.6 V
• Data Converters: A/D 4x10b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 208-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -

22.3.2
1. When L bus/instruction fetch/read/word or longword is set in the break bus cycle register
2. An instruction set for a break before execution breaks when it is confirmed that the instruction
3. When the condition is specified to be occurred after execution, the instruction set with the
4. When an instruction fetch cycle is set for channel B, the break data register B (BDRB) is
5. If the I bus is set for a break of an instruction fetch cycle, the condition is determined for the
(BBRA or BBRB), the break condition becomes the L bus instruction fetch cycle. Whether it
breaks before or after the execution of the instruction can then be selected with the PCBA or
PCBB bit of the break control register (BRCR) for the appropriate channel. If an instruction
fetch cycle is set as a break condition, clear LSB in the break address register (BARA or
BARB) to 0. A break cannot be generated as long as this bit is set to 1.
has been fetched and will be executed. This means this feature cannot be used on instructions
fetched by overrun (instructions fetched at a branch or during an interrupt transition, but not to
be executed). When this kind of break is set for the delay slot of a delayed branch instruction,
the break is generated prior to execution of the delayed branch instruction.
break condition is executed and then the break is generated prior to the execution of the next
instruction. As with pre-execution breaks, this cannot be used with overrun fetch instructions.
When this kind of break is set for a delayed branch instruction and its delay slot, a break is not
generated until the first instruction at the branch destination.
ignored. Therefore, break data cannot be set for the break of the instruction fetch cycle.
instruction fetch cycles on the I bus. For details, see 5 in section 22.3.1, Flow of the User
Break Operation.
Note: If a branch does not occur at a delayed conditional branch instruction, the subsequent
Break on Instruction Fetch Cycle
instruction is not recognized as a delay slot.
Rev. 2.00, 09/03, page 557 of 690