HD6417709SF133B Renesas Electronics America, HD6417709SF133B Datasheet - Page 211

IC SUPERH MPU ROMLESS 208LQFP

HD6417709SF133B

Manufacturer Part Number
HD6417709SF133B
Description
IC SUPERH MPU ROMLESS 208LQFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7700r
Datasheet

Specifications of HD6417709SF133B

Core Processor
SH-3
Core Size
32-Bit
Speed
133MHz
Connectivity
EBI/EMI, FIFO, IrDA, SCI, SmartCard
Peripherals
DMA, POR, WDT
Number Of I /o
96
Program Memory Type
ROMless
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
1.65 V ~ 2.05 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
208-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417709SF133B
Manufacturer:
RENESAS
Quantity:
79
Part Number:
HD6417709SF133B
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417709SF133B
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417709SF133B-V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6417709SF133BV
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD6417709SF133BV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Bit 6—PC Break Select B (PCBB): Selects the break timing of the instruction fetch cycle for
channel B as before or after instruction execution.
Bits 5 and 4—Reserved: These bits are always read as 0. The write value should always be 0.
Bit 3—Sequence Condition Select (SEQ): Selects two conditions of channels A and B as
independent or sequential.
Bits 2 and 1—Reserved: These bits are always read as 0. The write value should always be 0.
Bit 0—The Number of Execution Times Break Enable (ETBE): Enable the execution-times
break condition only on channel B. If this bit is 1 (break enable), a user break is issued when the
number of break conditions matches with the number of execution times that is specified by the
BETR register.
Bit 6: PCBB
0
1
Bit 3: SEQ
0
1
Bit 0: ETBE
0
1
Description
PC break of channel B is set before instruction execution
PC break of channel B is set after instruction execution
Description
Channels A and B are compared under the independent condition (Initial value)
Channels A and B are compared under the sequential condition (channel A, then
channel B)
Description
The execution-times break condition is masked on channel B
The execution-times break condition is enabled on channel B
Rev. 5.00, 09/03, page 165 of 760
(Initial value)
(Initial value)

Related parts for HD6417709SF133B