HD6417709SF133B Renesas Electronics America, HD6417709SF133B Datasheet - Page 58

• Manufacturer Part Number: HD6417709SF133B
• Description: IC SUPERH MPU ROMLESS 208LQFP
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7700r

Specifications of HD6417709SF133B

• Core Processor: SH-3
• Core Size: 32-Bit
• Speed: 133MHz
• Connectivity: EBI/EMI, FIFO, IrDA, SCI, SmartCard
• Peripherals: DMA, POR, WDT
• Number Of I /o: 96
• Program Memory Type: ROMless
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 2.05 V
• Data Converters: A/D 8x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 208-LQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Program Memory Size: -

FP-208C
FP-208E
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
Rev. 5.00, 09/03, page 12 of 760
Number of Pins
BP-240A
W12
T13
U13
V13
W13
T14
U14
V14
W14
T15
U15
T16
W15
U16
W16
V15
V17
V16
T18
Pin Name
BS/PTK[4]
RD
WE0/DQMLL
WE1/DQMLU/WE
WE2/DQMUL/ICIORD/
PTK[6]
WE3/DQMUU/ICIOWR/
PTK[7]
RD/WR
AUDSYNC/PTE[7]
VssQ
CS0/MCS[0]
VccQ
CS2/PTK[0]
CS3/PTK[1]
CS4/PTK[2]
CS5/CE1A/PTK[3]
CS6/CE1B
CE2A/PTE[4]
CE2B/PTE[5]
CKE/PTK[5]
I/O
O / I/O
O
O
O
O / I/O
O / I/O
O
O / I/O
—
O
—
O / I/O
O / I/O
O / I/O
O / I/O
O
O / I/O
O / I/O
O / I/O
Description
Bus cycle start signal / input/output
port K
Read strobe
D7–D0 select signal / DQM
(SDRAM)
D15–D8 select signal / DQM
(SDRAM)
D23–D16 select signal / DQM
(SDRAM) / PCMCIA I/O read /
input/output port K
D31–D24 select signal / DQM
(SDRAM) / PCMCIA I/O write /
input/output port K
Read/write
AUD synchronous / input/output
port E
Input/output power supply (0 V)
Chip select 0/mask ROM chip
select 0
Input/output power supply (3.3 V)
Chip select 2 / input/output port K
Chip select 3 / input/output port K
Chip select 4 / input/output port K
Chip select 5/CE1 (area 5
PCMCIA) / input/output port K
Chip select 6/CE1 (area 6
PCMCIA)
CE2 (area 5 PCMCIA) /
input/output port E
CE2 (area 6 PCMCIA) /
input/output port E
CK enable (SDRAM) / input/output
port K