R5F211B1SP#U0 Renesas Electronics America, R5F211B1SP#U0 Datasheet - Page 109

• Manufacturer Part Number: R5F211B1SP#U0
• Description: IC R8C MCU FLASH 4K 20SSOP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M16C/R8C/Tiny/1Br

Specifications of R5F211B1SP#U0

• Core Processor: R8C
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: I²C, SIO, SSU, UART/USART
• Peripherals: LED, POR, Voltage Detect, WDT
• Number Of I /o: 13
• Program Memory Size: 4KB (4K x 8)
• Program Memory Type: FLASH
• Ram Size: 384 x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 4x10b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 20-SSOP
• For Use With: R0K5211B4S001BE - KIT STARTER FOR R8C/18191A1BR0K5211B4S000BE - KIT DEV EVALUATION R8C/1BR0E521174CPE10 - EMULATOR COMPACT R8C/18/19/1
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

R8C/1A Group, R8C/1B Group
Rev.1.30
REJ09B0252-0130
12.2
Figure 12.11
12.2.1
External Input Enable Register
_______
INT0
b7 b6 b5
NOTES :
b7 b6 b5 b4
0
1.
2.
3.
0 0 0
The INT0 interrupt is generated by an INT0 input. When using the INT0 interrupt, the INT0EN bit in the
INTEN register is set to 1 (enable). The edge polarity is selected using the INT0PL bit in the INTEN register
and the POL bit in the INT0IC register.
Inputs can be passed through a digital filter with three different sampling clocks.
The INT0 pin is shared with the external trigger input pin of timer Z.
Figure 12.11 shows Registers INTEN and INT0F.
Input Filter Select Register
INT Interrupt
Set the INT0EN bit w hile the INOSTG bit in the PUM register is set to 0 (one-shot trigger disabled).
When setting the INT0PL bit to 1 (both edges), set the POL bit in the INT0IC register to 0 (selects falling
edge).
The IR bit in the INT0IC register may be set to 1 (requests interrupt) w hen the INT0PL bit is rew ritten. Refer to 12.5.5
Changing Interrupt Sources.
Dec 08, 2006
b4
INT0 Interrupt
b3 b2 b1 b0
b3 b2 b1 b0
0 0
0
Registers INTEN and INT0F
Bit Symbol
Bit Symbol
(b7-b2)
(b7-b3)
Symbol
INT0EN
Symbol
INT0PL
INT0F0
INT0F1
INTEN
INT0F
(b2)
Page 91 of 315
—
—
—
_____
INT0
_____
INT0
Reserved bits
_____
INT0
Reserved bit
Nothing is assigned. If necessary, set to 0.
When read, the content is 0.
input enable bit
input polarity select bit
input filter select bits
Address
Bit Name
001Eh
Address
Bit Name
0096h
(1)
(2, 3)
b1 b0
0 0 : No filter
0 1 : Filter w ith f1 sampling
1 0 : Filter w ith f8 sampling
1 1 : Filter w ith f32 sampling
Set to 0.
0 : Disable
1 : Enable
0 : One edge
1 : Both edges
Set to 0.
After Reset
Function
After Reset
00h
Function
00h
12. Interrupts
RW
RW
RW
RW
RW
RW
RW
RW
—