R5F211B1SP#U0 Renesas Electronics America, R5F211B1SP#U0 Datasheet - Page 222

• Manufacturer Part Number: R5F211B1SP#U0
• Description: IC R8C MCU FLASH 4K 20SSOP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M16C/R8C/Tiny/1Br

Specifications of R5F211B1SP#U0

• Core Processor: R8C
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: I²C, SIO, SSU, UART/USART
• Peripherals: LED, POR, Voltage Detect, WDT
• Number Of I /o: 13
• Program Memory Size: 4KB (4K x 8)
• Program Memory Type: FLASH
• Ram Size: 384 x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 4x10b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 20-SSOP
• For Use With: R0K5211B4S001BE - KIT STARTER FOR R8C/18191A1BR0K5211B4S000BE - KIT DEV EVALUATION R8C/1BR0E521174CPE10 - EMULATOR COMPACT R8C/18/19/1
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

R8C/1A Group, R8C/1B Group
Rev.1.30
REJ09B0252-0130
Figure 16.26
IIC bus Mode Register
b7 b6 b5 b4 b3 b2 b1 b0
NOTES :
1.
2.
3.
4.
5.
6.
7. Refer to 16.3.8.1 Accessing of Registers Associated w ith I
0
Rew rite betw een transfer frames. When w riting values other than 000b, w rite w hen the SCL signal is “L”.
When w riting to bits BC0 to BC2, w rite 0 to the BCWP bit using the MOV instruction.
After data including the acknow ledge bit is transferred, these bits are automatically set to 000b. When the start
condition is detected, these bits are automatically set to 000b.
Do not rew rite w hen the clock synchronous serial format is used.
The setting value is enabled in master mode of the I
bus format or w hen the clock synchronous serial format is used.
Set to 0 w hen the I
Dec 08, 2006
ICMR Register
Bit Symbol
(7)
Symbol
BCWP
WAIT
2
ICMR
BC0
BC1
BC2
(b4)
(b5)
MLS
C bus format is used.
Page 204 of 315
—
—
Bit counter 2 to 0
BC w rite protect bit
Nothing is assigned. If necessary, set to 0.
When read, the content is 1.
Reserved bit
Wait insertion bit
MSB-first / LSB-first select
bit
Address
Bit Name
00BAh
(5)
2
C bus format. It is disabled in slave mode of the I
I
read out and data bit count of next transfer w hen
w ritten.)
Clock synchronous serial format (w hen read, the
remaining transfer bit count and w hen w ritten,
000b.)
When rew riting bits BC0 to BC2, w rite 0
simultaneously
When read, the content is 1.
Set to 0.
0 : No w ait
1 : Wait
0 : Data transfer MSB-first
1 : Data transfer LSB-first
2
b2 b1 b0
b2 b1 b0
0 0 0 : 9 bits
0 0 1 : 2 bits
0 1 0 : 3 bits
0 1 1 : 4 bits
1 0 0 : 5 bits
1 0 1 : 6 bits
1 1 0 : 7 bits
1 1 1 : 8 bits
0 0 0 : 8 bits
0 0 1 : 1 bit
0 1 0 : 2 bits
0 1 1 : 3 bits
1 0 0 : 4 bits
1 0 1 : 5 bits
1 1 0 : 6 bits
1 1 1 : 7 bits
C bus format (remaining transfer bit count w hen
(Transfer data and acknow ledge bit
(After the clock falls for the final
consecutively)
data bit, “L” period is extended for tw o
transfer clocks cycles.)
2
C bus Interface for more information.
(1,2)
(3)
(2,4)
16. Clock Synchronous Serial Interface
.
After Reset
00011000b
Function
(6)
2
C
RW
RW
RW
RW
RW
RW
RW
RW
—