R5F211B1SP#U0 Renesas Electronics America, R5F211B1SP#U0 Datasheet - Page 182

• Manufacturer Part Number: R5F211B1SP#U0
• Description: IC R8C MCU FLASH 4K 20SSOP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M16C/R8C/Tiny/1Br

Specifications of R5F211B1SP#U0

• Core Processor: R8C
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: I²C, SIO, SSU, UART/USART
• Peripherals: LED, POR, Voltage Detect, WDT
• Number Of I /o: 13
• Program Memory Size: 4KB (4K x 8)
• Program Memory Type: FLASH
• Ram Size: 384 x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 4x10b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 20-SSOP
• For Use With: R0K5211B4S001BE - KIT STARTER FOR R8C/18191A1BR0K5211B4S000BE - KIT DEV EVALUATION R8C/1BR0E521174CPE10 - EMULATOR COMPACT R8C/18/19/1
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

R8C/1A Group, R8C/1B Group
Rev.1.30
REJ09B0252-0130
Table 15.5
NOTES:
Table 15.6
UiTB
UiRB
UiBRG
UiMR
UiC0
UiC1
UCON
TXD0(P1_4)
RXD0(P1_5)
CLK0(P1_6)
TXD1(P3_7)
RXD1(P4_5)
Table 15.6 lists the I/O Pin Functions in Clock Asynchronous Serial I/O Mode. The TXDi pin outputs “H” level
between the operating mode selection of UARTi (i = 0 or 1) and transfer start. (If the NCH bit is set to 1 (N-channel
open-drain output), this pin is in a high-impedance state.)
1. The bits used for transmit/receive data are as follows: Bits 0 to 6 when transfer data is 7 bits long;
2. An external clock can be selected in UART0 only.
Pin name
Register
bits 0 to 7 when transfer data is 8 bits long; bits 0 to 8 when transfer data is 9 bits long.
Dec 08, 2006
Registers Used and Settings for UART Mode
I/O Pin Functions in Clock Asynchronous Serial I/O Mode
0 to 8
0 to 8
OER,FER,PER,SUM
0 to 7
SMD2 to SMD0
CKDIR
STPS
PRY, PRYE
CLK0, CLK1
TXEPT
NCH
CKPOL
UFORM
TE
TI
RE
RI
U0IRS, U1IRS
U0RRM
CNTRSEL
Output serial data
Input serial data
Programmable I/O Port CKDIR bit in U0MR register = 0
Input transfer clock
Output serial data
Input serial data
Function
Page 164 of 315
Bit
Set transmit data.
Receive data can be read.
Error flag
Set a bit rate.
Set to 100b when transfer data is 7 bits long.
Set to 101b when transfer data is 8 bits long.
Set to 110b when transfer data is 9 bits long.
Select the internal clock or external clock.
Select the stop bit.
Select whether parity is included and whether odd or even.
Select the count source for the UiBRG register.
Transmit register empty flag
Select TXDi pin output mode.
Set to 0.
LSB first or MSB first can be selected when transfer data is 8 bits
long. Set to 0 when transfer data is 7 or 9 bits long.
Set to 1 to enable transmit.
Transmit buffer empty flag
Set to 1 to enable receive.
Receive complete flag
Select the source of UART0 transmit interrupt.
Set to 0.
Set to 1 to select P1_5/RXD0/CNTR01/INT11.
(Cannot be used as a port when performing reception only.)
PD1_5 bit in PD1 register = 0
(P1_5 can be used as an input port when performing
transmission only.)
CKDIR bit in U0MR register = 1
PD1_6 bit in PD1 register = 0
Bits U1SEL1 to U1SEL0 in UCON register = 11b (P3_7 can be
used as a port when bits U1SEL1 to U1SEL0 = 01b and
performing reception only.)
PD4_5 bit in PD4 register = 0
Bits U1SEL1 to U1SEL0 in UCON register = 01b or 11b
(Cannot be used as a port when performing transmission only.)
(1)
Selection Method
(1)
Function
(2)
15. Serial Interface