EP2AGX190EF29I5N Altera, EP2AGX190EF29I5N Datasheet - Page 553

• Manufacturer Part Number: EP2AGX190EF29I5N
• Description: IC ARRIA II GX FPGA 190K 780FBGA
• Manufacturer: Altera
• Series: Arria II GXr

Specifications of EP2AGX190EF29I5N

• Number Of Logic Elements/cells: 181165
• Number Of Labs/clbs: 7612
• Total Ram Bits: 9939
• Number Of I /o: 372
• Voltage - Supply: 0.87 V ~ 0.93 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 780-FBGA
• Family Name: Arria® II GX
• Number Of Logic Blocks/elements: 190300
• # I/os (max): 372
• Frequency (max): 500MHz
• Operating Supply Voltage (typ): 900mV
• Logic Cells: 190300
• Ram Bits: 10380902.4
• Operating Supply Voltage (min): 0.87V
• Operating Supply Voltage (max): 0.93V
• Operating Temp Range: -40C to 100C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 780
• Package Type: FC-FBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant

Chapter 2: Transceiver Clocking in Arria II Devices
FPGA Fabric PLL-Transceiver PLL Cascading
December 2010 Altera Corporation
FPGA Fabric PLL-Transceiver PLL Cascading Rules
PLL cascade networks are single clock lines segmented by bidirectional tri-state
buffers located along the clock line. Segmentation of the PLL cascade network allows
two left PLLs to drive the cascade clock line simultaneously to provide two input
reference clocks to the CMU PLLs and receiver CDRs in different transceiver blocks.
When cascading two or more FPGA fabric PLLs to the CMU PLLs and receiver CDRs,
there must be no crossover in the cascaded clock paths on the PLL cascade network.
■
■
Consider a design targeting the EP2AGX190FF35 device and requiring input
reference clocks to the following CMU PLLs and receiver CDRs from two left PLLs
in the FPGA fabric:
Case 1: PLL_4 is used to provide the input reference clock to the receiver CDRs in
channel 2 and channel 3 (shown in green). PLL_1 is used to provide the input
reference clock to the CMU0 PLL (shown in blue) in transceiver block GXBL1.
Example 12: Design Target-EP2AGX190FF35 Device
CMU0 PLL in transceiver block GXBL1
Receiver CDRs in channel 2 and channel 3 in transceiver block GXBL1
Arria II Device Handbook Volume 2: Transceivers
2–63