NS7520B-1-I46 Digi International, NS7520B-1-I46 Datasheet - Page 114

no-image

NS7520B-1-I46

Manufacturer Part Number
NS7520B-1-I46
Description
IC ARM MICROPROCESSOR 177BGA
Manufacturer
Digi International
Series
NET+ARM®r
Datasheets

Specifications of NS7520B-1-I46

Applications
Network Processor
Core Processor
ARM7
Program Memory Type
External Program Memory
Controller Series
-
Ram Size
External
Interface
EBI/EMI, Ethernet, DMA, SPI, UART
Number Of I /o
16
Voltage - Supply
1.4 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
177-LFBGA
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
NS7520B-1-I46
Manufacturer:
Digi International
Quantity:
10 000
Part Number:
NS7520B-1-I46
Manufacturer:
NETARM
Quantity:
20 000
Single cycle read/write
1 0 2
S t a t i c m e m o r y ( S R A M ) c o n t r o l l e r
Static memory (SRAM) controller
Table 39: Chip Select Option Register B bit definition
Each chip select can be configured to operate using a static memory interface. The
SRAM controller supports these features:
Synchronous SRAM cycles are used primarily for peripherals that can use BCLK or
CS[4:0]_ as the data transfer signal. Figure 6 shows synchronous SRAM cycles.
D01:00
Bits
Synchronous mode: Transactions use the rising edge of BCLK
Asynchronous mode: Force OE_ and WE_ pulses to be inside the active low
portion of CS[4:0]_
Burst cycle
Programmable wait states
Programmable base address and chip select size
R/W
Access
N S 7 5 2 0 H a r d w a r e R e f e r e n c e , R e v G 9 / 2 0 0 7
SYNC
Mnemonic
0
Reset
TA_ input synchronizer
00
01
10
11
Defines the level of synchronization performed
within the NS7520 for TA_ input. Used only
when the chip select is configured for external
TA_ mode.
The NS7520 can process the TA_ input signal
using a 1-stage flip-flop synchronizer, a 2-stage
flip-flop synchronizer, or no synchronizer.
The 1- or 2-stage synchronizers must be used if
the TA_ input is synchronous to the BCLK
signal. (The 2-stage synchronizer is
recommended as it introduces one additional
BCLK of latency in the access cycle.
Description
Reserved
1-stage synchronizer
2-stage synchronizer
Reserved

Related parts for NS7520B-1-I46