NS7520B-1-I46 Digi International, NS7520B-1-I46 Datasheet - Page 81

no-image

NS7520B-1-I46

Manufacturer Part Number
NS7520B-1-I46
Description
IC ARM MICROPROCESSOR 177BGA
Manufacturer
Digi International
Series
NET+ARM®r
Datasheets

Specifications of NS7520B-1-I46

Applications
Network Processor
Core Processor
ARM7
Program Memory Type
External Program Memory
Controller Series
-
Ram Size
External
Interface
EBI/EMI, Ethernet, DMA, SPI, UART
Number Of I /o
16
Voltage - Supply
1.4 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
177-LFBGA
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
NS7520B-1-I46
Manufacturer:
Digi International
Quantity:
10 000
Part Number:
NS7520B-1-I46
Manufacturer:
NETARM
Quantity:
20 000
Software Service register
Table 25: System Status register bit definition
Address: FFB0 000C
D22
D21
D20
D19:11
D10:00
Bits
R/C
R/C
R/C
N/A
R/O
Access
WDOG
PLL
SOFT
Reserved
GEN_ID
Mnemonic
N/A
N/A
N/A
N/A
ADDR19:
09
Reset
Last reset caused by watchdog timer
When set to 1, indicates that a watchdog timeout occurred
and generated an internal hardware reset condition.
Note:
WDOG is set/reset during every reset condition. Clear this
bit by writing
Last reset caused by PLL update
When set to 1, indicates that the PLL was updated and
required an internal hardware reset.
Note:
PLL is set/reset during every reset condition. Clear this bit
by writing
Last reset caused by software reset
When set to 1, indicates that a soft reset was triggered by
software (see "Software Service register" on page 69).
Note:
SOFT is set/reset during every reset condition. Clear this
bit by writing
N/A
Product ID defined by external resistor jumpers
Defaults to the value defined by ADDR19:09 (see
"NS7520 bootstrap initialization" on page 59) during a
hardware reset.
Description
w w w . d i g i e m b e d d e d . c o m
Because the RESET_ pin is not asserted, this
reset does not initialize internal parameters as
described in "NS7520 bootstrap initialization"
on page 59.
When the software modifies the PLL settings
the RESET_ pin is not asserted, this reset does
not initialize internal parameters as described
in "NS7520 bootstrap initialization" on page
59.
Because the RESET_ pin is not asserted, this
reset does not initialize internal parameters as
described in "NS7520 bootstrap initialization"
on page 59.
‘hF
‘hF
‘hF
in bits 23:20.
in bits 23:20.
in bits 23:20.
G E N M o d u l e
6 9

Related parts for NS7520B-1-I46