NS7520B-1-I46 Digi International, NS7520B-1-I46 Datasheet - Page 49

• Manufacturer Part Number: NS7520B-1-I46
• Description: IC ARM MICROPROCESSOR 177BGA
• Manufacturer: Digi International
• Series: NET+ARM®r

Specifications of NS7520B-1-I46

• Applications: Network Processor
• Core Processor: ARM7
• Program Memory Type: External Program Memory
• Controller Series: -
• Ram Size: External
• Interface: EBI/EMI, Ethernet, DMA, SPI, UART
• Number Of I /o: 16
• Voltage - Supply: 1.4 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 177-LFBGA
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Entering and exiting an exception (software action)
The ARM7TDMI performs specific steps when handling exceptions.
Entering an exception
When handling an exception, ARM7TDMI does this:
1
2
3
4
5
Note:
Exiting an exception
On completion, ARM7TDMI does this:
1
2
3
Preserves the address of the next instruction in the appropriate Link register.
–
–
The exception handler does not need to determine from which state the
exception was entered. With an SWI, for example,
returns to the next instruction whether executed in ARM or Thumb state.
Copies the CPSR into the appropriate SPSR.
Forces the CPSR mode bits to a value that depends on the exception.
Forces the PC to fetch the next instruction from the relevant exception vector.
Sets the I (for IRQ interrupts) or F (for FIRQ interrupts) bits to disable interrupts
to prevent unmanageable nesting of exceptions.
Moves the Link register, minus the offset where appropriate, to the PC. The
offset value varies depending on the type of exception.
Copies the SPSR back to the CPSR.
Clears the interrupt disable flags, if they were set on entry.
If the exception has been entered from the ARM state, the address of the
next instruction is copied into the Link register. The address is either
current
"Exception entry/exit by exception type" on page 38.)
If the exception has been entered from Thumb state, the value written into
the Link register is the current PC offset by a value that lets the program
continue from the correct place on return from the exception.
If the processor is in Thumb state when an exception occurs, it
automatically switches into ARM state when the PC is loaded with the
exception vector address.
PC + 4
or
PC + 8
, depending on the exception. (See Table 18:
w w w . d i g i e m b e d d e d . c o m
MOVS PC, R14_SVC
W o r k i n g w i t h t h e C P U
always
3 7