peb20534 Infineon Technologies Corporation, peb20534 Datasheet - Page 22

no-image

peb20534

Manufacturer Part Number
peb20534
Description
Dma Supported Serial Communication Controller With 4 Channels
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
peb20534H-10-V2.1
Manufacturer:
INF
Quantity:
5 510
Part Number:
peb20534H-10-V2.1
Manufacturer:
PHILIPS
Quantity:
5 510
Part Number:
peb20534H-10V2.1
Manufacturer:
MICRON
Quantity:
78
Part Number:
peb20534H-52V2.0
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
peb20534H-52V2.0
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
peb20534H10-V21
Manufacturer:
Infineon Technologies
Quantity:
10 000
Part Number:
peb20534H52-V2.1
Manufacturer:
Infineon Technologies
Quantity:
10 000
General
• On chip Rx and Tx data buffer; the buffer size is 128 32-bit words each.
• Programmable buffer size in transmit direction per channel; buffer allocation in receive
• Programmable watermark for receive channels to control transfer of receive data to
• Two programmable watermarks for each transmit channel. One controlling data
• Internal test loop capability.
• JTAG boundary scan test according to IEEE 1149.1
• Advanced low-power CMOS technology
• TTL-compatible inputs/outputs
• P-FQFP-208-7 package
• The 10 MHz version only is available in extended temperature range -40 .. +85 °C
1.2
This chapter is useful for all being familiar with the Infineon Technologies’ ESCC family.
1.2.1
The DSCC4 SCC cores contain the core logic of the ESCC2 V3.2A as the heart of the
device. Some enhancements are incorporated in the SCCs. These are:
• Asynchronous PPP protocol support as in Internet RFC-1662
• Octet and Bit Synchronous PPP protocol support as in Internet RFC-1662
• 16-Kbyte packet length byte counter
• Enhanced address filtering (16-bit maskable)
• Enhanced time slot assigner
• Support of high data rates (45 Mbit/s for DS3 or 52 Mbit/s for OC1). Protocol support
1.2.2
The following features of the ESCC core have been removed:
• SDLC Loop mode
• Extended transparent mode 0
Data Sheet
direction on request.
host memory.
loading from host memory and one controlling transfer of transmit data to the
corresponding Serial Communication Controller (SCC).
– 3.3 V & 5 V power supply
– 3.3 V interfaces (TTL levels; 5 V tolerant in 5 V environment)
(PEF 20534 H-10)
limited to HDLC Sub-modes without address recognition.
(this mode provided octet buffered data reception without usage of FIFOs; the DSCC4
supports octet buffered reception via appropriate threshold configurations for the SCC
receive FIFOs)
Differences between the DSCC4 and the ESCC Family
Enhancements to the ESCC Serial Core
Simplifications to the ESCC Serial Core
22
PEB 20534
PEF 20534
2000-05-30
Overview

Related parts for peb20534