NNDK-MOD5272-KIT NetBurner Inc, NNDK-MOD5272-KIT Datasheet - Page 476

• Manufacturer Part Number: NNDK-MOD5272-KIT
• Description: KIT DEVELOP NETWORK FOR MOD5272
• Manufacturer: NetBurner Inc
• Series: ColdFire®r

Specifications of NNDK-MOD5272-KIT

• Main Purpose: *
• Embedded: *
• Utilized Ic / Part: MOD5272
• Primary Attributes: *
• Secondary Attributes: *
• Processor To Be Evaluated: MOD5272
• Interface Type: RS-232, RS-485, USB
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Contains lead / RoHS non-compliant
• Other names: 528-1001

Bus Arbitration
20.11 Bus Arbitration
The MCF5272 does not allow external bus masters. There are three on-chip bus masters.
These are the ColdFire core, the Fast Ethernet Controller, and the memory-to-memory
DMA Controller.
20.12 Reset Operation
The MCF5272 supports four types of reset, two of which are external hardware resets
(master reset and normal reset), a soft reset, which is generated by setting SCR[SOFTRST],
and the software watchdog reset.
There are two reset input pins, RSTIRSTI and DRESETEN. When DRESETEN is asserted,
any of the reset sources reset the SDRAM controller. When DRESETEN is negated, the
SDRAM controller is not reset. This is useful during software debugging since it is
preferable to retain SDRAM data in the case of catastrophic system failure. In a production
system, if may be preferable to tie DRESETEN low.
Master reset resets the entire MCF5272 including the SDRAM controller. Master reset
occurs when both RSTI and DRESETEN are asserted simultaneously. This is the reset that
should be applied to the MCF5272 device at power up.
Normal reset resets all of the MCF5272 with the exception of the SDRAM controller.
Normal reset occurs when RSTI is asserted and DRESETEN is negated. Normal reset
allows DRAM refresh cycles to continue at the programmed rate and with the programmed
waveform timing while the remainder of the system is being reset, maintaining the data
stored in DRAM.
SCR[SOFTRST] resets all on-chip peripherals and devices connected to RSTO. It resets
the SDRAM controller only when DRESETEN is asserted.
The software watchdog reset acts as an internally generated normal reset when
DRESETEN is negated. It resets the SDRAM controller only when DRESETEN is
asserted.
20-22
TEA normally should be asserted for no more than three
CLKIN periods. The minimum is two clock periods.
TEA is internally synchronized on the rising edge of CLKIN.
Depending on when this synchronization takes place, the Cx
cycle may not occur.
MCF5272 User’s Manual
NOTE:
NOTE:
MOTOROLA