D12312SVTE25 Renesas Electronics America, D12312SVTE25 Datasheet - Page 554

• Manufacturer Part Number: D12312SVTE25
• Description: MCU 3V 0K 100-TQFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2300r

Specifications of D12312SVTE25

• Core Processor: H8S/2000
• Core Size: 16-Bit
• Speed: 25MHz
• Connectivity: SCI, SmartCard
• Peripherals: POR, PWM, WDT
• Number Of I /o: 70
• Program Memory Type: ROMless
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 3.6 V
• Data Converters: A/D 8x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 100-TQFP, 100-VQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Program Memory Size: -
• Other names: HD6412312SVTE25; HD6412312SVTE25

Section 13 Smart Card Interface
Rev.7.00 Feb. 14, 2007 page 520 of 1108
REJ09B0089-0700
(1) Data write
(2) Transfer from
(3) Serial data output
Note: When the ERS flag is set, it should be cleared until transfer of the last bit (D7 in LSB-first
I/O data
TXI
(TEND interrupt)
TDR to TSR
In case of normal transmission: TEND flag is set
In case of transmit error:
Legend:
Ds:
D0 to D7: Data bits
Dp:
DE:
Note: etu: Elementary time unit (time for transfer of 1 bit)
When GM = 0
When GM = 1
transmission, D0 in MSB-first transmission) of the next transfer data to be transmitted has
been completed.
Figure 13.5 Relation Between Transmit Operation and Internal Registers
Start bit
Parity bit
Error signal
Figure 13.6 TEND Flag Generation Timing in Transmission
Ds D0 D1 D2 D3 D4 D5 D6 D7 Dp
Data 1
Data 1
Data 1
TDR
ERS flag is set
Steps (2) and (3) above are repeated until the TEND flag is set
(shift register)
11.0 etu
Data 1
TSR
12.5 etu
; Data remains in TDR
Data 1
I/O signal line output
Guard
time
DE