D12312SVTE25 Renesas Electronics America, D12312SVTE25 Datasheet - Page 563

• Manufacturer Part Number: D12312SVTE25
• Description: MCU 3V 0K 100-TQFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2300r

Specifications of D12312SVTE25

• Core Processor: H8S/2000
• Core Size: 16-Bit
• Speed: 25MHz
• Connectivity: SCI, SmartCard
• Peripherals: POR, PWM, WDT
• Number Of I /o: 70
• Program Memory Type: ROMless
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 3.6 V
• Data Converters: A/D 8x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 100-TQFP, 100-VQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Program Memory Size: -
• Other names: HD6412312SVTE25; HD6412312SVTE25

• Retransfer operation when SCI is in transmit mode
[6] If an error signal is sent back from the receiving end after transmission of one frame is
[7] The TEND bit in SSR is not set for a frame for which an error signal indicating an abnormality
[8] If an error signal is not sent back from the receiving end, the ERS bit in SSR is not set.
[9] If an error signal is not sent back from the receiving end, transmission of one frame, including
Figure 13.12 illustrates the retransfer operation when the SCI is in transmit mode.
completed, the ERS bit in SSR is set to 1. If the RIE bit in SCR is enabled at this time, an ERI
interrupt request is generated. The ERS bit in SSR should be kept cleared to 0 until the next
parity bit is sampled.
is received.
a retransfer, is judged to have been completed, and the TEND bit in SSR is set to 1. If the TIE
bit in SCR is enabled at this time, a TXI interrupt request is generated.
If DTC data transfer by a TXI source is enabled, the next data can be written to TDR
automatically. When data is written to TDR by the DTC, the TDRE bit is automatically cleared
to 0.
Ds
TDRE
TEND
FER/ERS
Transfer to TSR from TDR
D0 D1 D2 D3 D4 D5 D6 D7 Dp DE
nth transfer frame
Figure 13.12 Retransfer Operation in SCI Transmit Mode
[6]
[7]
Ds D0 D1 D2 D3 D4 D5 D6 D7 Dp
Transfer to TSR from TDR
Retransferred frame
Rev.7.00 Feb. 14, 2007 page 529 of 1108
Section 13 Smart Card Interface
(DE)
[8]
[9]
Ds D0 D1 D2 D3 D4
Transfer to TSR
REJ09B0089-0700
from TDR
Transfer
frame n+1