PI7C9X110 Pericom Semiconductor Corporation, PI7C9X110 Datasheet - Page 125

no-image

PI7C9X110

Manufacturer Part Number
PI7C9X110
Description
Pcie-to-pci Reversible Bridge
Manufacturer
Pericom Semiconductor Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PI7C9X110BNB
Manufacturer:
LATTICE
Quantity:
308
Part Number:
PI7C9X110BNB
Manufacturer:
PERICOM
Quantity:
20 000
Part Number:
PI7C9X110BNBE
Manufacturer:
PLX
Quantity:
1 238
Part Number:
PI7C9X110BNBE
Manufacturer:
PERICOM31
Quantity:
193
Part Number:
PI7C9X110BNBE
Manufacturer:
Pericom
Quantity:
10 000
Part Number:
PI7C9X110BNBE
Manufacturer:
PERICOM
Quantity:
20 000
Part Number:
PI7C9X110BNBE
0
7.6.5
7.6.6
7.6.7
7.6.8
Pericom Semiconductor
DOWNSTREAM MEMORY 3 SETUP REGISTER – OFFSET 014h
DOWNSTREAM MEMORY 3 UPPER 32-BIT SETUP REGISTER – OFFSET 018h
RESERVED REGISTERS – OFFSET 01Ch TO 030h
UPSTREAM MEMORY 3 SETUP REGISTER – OFFSET 34h
BIT
31:12
BIT
0
2:1
3
11:4
30:12
31
BIT
30:0
31
BIT
0
2:1
FUNCTION
Downstream Memory 3
Translated Base
FUNCTION
Type Selector
Address Type
Prefetchable Control
Reserved
Base Address Register Size
Base Address Register
Enable
FUNCTION
Base Address Register Size
Base Address Register
Enable
FUNCTION
Type Selector
Address Type
TYPE
TYPE
TYPE
TYPE
(WS)
(WS)
(WS)
(WS)
RW)
RW
RW
RO
RO
RO
RO
RO
RO
RO
RO
Page 125 of 145
DESCRIPTION
Define the translated base address for downstream memory transactions
whose initiator addresses fall into Downstream Memory 3 address range. The
number of bits that are used for translated base is determined by its setup
register (offset 014h)
Reset to 00000h
DESCRIPTION
0: Memory space is requested
Reset to 0
00: 32-bit address space
01: 64-bit address space
Reset to 00
0: Non-prefetchable
1: Prefetchable
Reset to 0
Reset to 00
0: Set the corresponding bit in the Base Address Register to read only
1: Set the corresponding bit in the Base Address Register to read/write in
order to control the size of the address range
Reset to 00000h
0: Disable this Base Address Register
1: Enable this Base Address Register
Reset to 0
DESCRIPTION
0: Set the corresponding bit in the Upper 32-bit Base Address Register to
read only
1: Set the corresponding bit in the Upper 32-bit Base Address Register to
read/write in order to control the size of the address range
Reset to 00000000h
0: Disable 64-bit Base Address Register
1: Enable 64-bit Base Address Register
Reset to 0
DESCRIPTION
0: Memory space is requested
Reset to 0
00: 32-bit address space
01: 64-bit address space
Reset to 01
May 2008, Revision 2.6
PCIe-to-PCI Reversible Bridge
PI7C9X110

Related parts for PI7C9X110