PI7C9X110 Pericom Semiconductor Corporation, PI7C9X110 Datasheet - Page 75

no-image

PI7C9X110

Manufacturer Part Number
PI7C9X110
Description
Pcie-to-pci Reversible Bridge
Manufacturer
Pericom Semiconductor Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PI7C9X110BNB
Manufacturer:
LATTICE
Quantity:
308
Part Number:
PI7C9X110BNB
Manufacturer:
PERICOM
Quantity:
20 000
Part Number:
PI7C9X110BNBE
Manufacturer:
PLX
Quantity:
1 238
Part Number:
PI7C9X110BNBE
Manufacturer:
PERICOM31
Quantity:
193
Part Number:
PI7C9X110BNBE
Manufacturer:
Pericom
Quantity:
10 000
Part Number:
PI7C9X110BNBE
Manufacturer:
PERICOM
Quantity:
20 000
Part Number:
PI7C9X110BNBE
0
7.5.4
Pericom Semiconductor
PRIMARY STATUS REGISTER – OFFSET 04h
BIT
6
7
8
9
10
15:11
BIT
18:16
19
20
21
22
23
FUNCTION
Parity Error Response
Enable
Wait Cycle Control
SERR_L Enable Bit
Fast Back-to-Back Enable
Interrupt Disable
Reserved
FUNCTION
Reserved
Primary Interrupt Status
Capability List Capable
66MHz Capable
Reserved
Fast Back-to-Back Capable
TYPE
TYPE
RO /
RW
RW
RW
RO
RO
RO
RO
RO
RO
RO
RO
RO
Page 75 of 145
DESCRIPTION
Reset to 0
0: May ignore any parity error that is detected and take its normal action
1: This bit if set, enables the setting of Master Data Parity Error bit in the
Status Register when poisoned TLP received or parity error is detected and
takes its normal action
Reset to 0
Wait cycle control not supported
Reset to 0
0: Disable
1: Enable PI7C9X110 in forward bridge mode to report non-fatal or fatal
error message to the Root Complex. Also, in reverse bridge mode to assert
SERR_L on the primary interface
Reset to 0
Fast back-to-back enable not supported
Reset to 0
This bit applies to reverse bridge only.
0: INTA_L, INTB_L, INTC_L, and INTD_L can be asserted on PCI
interface
1: Prevent INTA_L, INTB_L, INTC_L, and INTD_L from being asserted on
PCI interface
Reset to 0
Reset to 00000
DESCRIPTION
Reset to 000
0: No INTx interrupt message request pending in PI7C9X110 primary
1: INTx interrupt message request pending in PI7C9X110 primary
Reset to 0
1: PI7C9X110 supports the capability list (offset 34h in the pointer to the
data structure)
Reset to 1
This bit applies to reverse bridge only.
1: 66MHz capable
Reset to 0 when forward bridge or 1 when reverse bridge.
Reset to 0
This bit applies to reverse bridge only.
1: Enable fast back-to-back transactions
Reset to 0 when forward bridge or 1 when reverse bridge with primary bus in
PCI mode
May 2008, Revision 2.6
PCIe-to-PCI Reversible Bridge
PI7C9X110

Related parts for PI7C9X110