PI7C9X110 Pericom Semiconductor Corporation, PI7C9X110 Datasheet - Page 35

• Manufacturer Part Number: PI7C9X110
• Description: Pcie-to-pci Reversible Bridge
• Manufacturer: Pericom Semiconductor Corporation

7.4.5
7.4.6
7.4.7
Pericom Semiconductor
REVISION ID REGISTER – OFFSET 08h
CLASS CODE REGISTER – OFFSET 08h
CACHE LINE SIZE REGISTER – OFFSET 0Ch
BIT
29
30
31
BIT
7:0
BIT
15:8
23:16
31:24
BIT
1:0
2
3
4
FUNCTION
Received Master Abort
Signaled System Error
Detected Parity Error
FUNCTION
Revision
FUNCTION
Programming Interface
Sub-Class Code
Base Class Code
FUNCTION
Reserved
Cache Line Size
Cache Line Size
Cache Line Size
TYPE
TYPE
TYPE
TYPE
RWC
RWC
RWC
RW
RW
RW
RO
RO
RO
RO
RO
Page 35 of 145
DESCRIPTION
This bit is set when PI7C9X110 receives a completion with completer abort
completion status on the primary
REVERSE BRIDGE –
This bit is set when PI7C9X110 detects a target abort on the primary
Reset to 0
FORWARD BRIDGE –
This bit is set when PI7C9X110 receives a completion with unsupported
request completion status on the primary
REVERSE BRIDGE –
This bit is set when PI7C9X110 detects a master abort on the primary
FORWARD BRIDGE –
This bit is set when PI7C9X110 sends an ERR_FATAL or
ERR_NON_FATAL message on the primary
REVERSE BRIDGE –
This bit is set when PI7C9X110 asserts SERR_L on the primary
Reset to 0
FORWARD BRIDGE –
This bit is set when poisoned TLP is detected on the primary
REVERSE BRIDGE –
This bit is set when address or data parity error is detected on the primary
Reset to 0
DESCRIPTION
Reset to 00000002h
DESCRIPTION
Subtractive decoding of PCI-PCI bridge not supported
Reset to 00000000
Sub-Class Code
00000100: PCI-to-PCI bridge
Reset to 00000100
Base class code
00000110: Bridge Device (transparent mode)
Reset to 00000110 (transparent mode)
DESCRIPTION
Bit [1:0] not supported
Reset to 00
1: Cache line size = 4 double words
Reset to 0
1: Cache line size = 8 double words
Reset to 0
1: Cache line size = 16 double words
May 2008, Revision 2.6
PCIe-to-PCI Reversible Bridge
PI7C9X110