ez80f91 ZiLOG Semiconductor, ez80f91 Datasheet - Page 138

no-image

ez80f91

Manufacturer Part Number
ez80f91
Description
Ez80 Acclaimplus!? Connectivity Assp Ez80f91 Assp
Manufacturer
ZiLOG Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ez80f917050SBCG
Manufacturer:
Zilog
Quantity:
135
Part Number:
ez80f91AZ050EC
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f91AZ050EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f91AZ050SC
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f91AZ050SG
Manufacturer:
Zilog
Quantity:
158
Part Number:
ez80f91AZ050SG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f91AZA50EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f91NA050SG
Manufacturer:
ZILOG
Quantity:
20 000
Company:
Part Number:
ez80f91NA050SG
Quantity:
160
PS027001-0707
Timer Registers
The CPU monitors and controls the timer using seven 8-bit registers. These registers are
the control register, the interrupt identification register, the interrupt enable register and
the reload register pair (High and Low byte). There are also a pair of data registers used to
read the current timer count value.
The variable x can be 0, 1, 2, or 3 to represent each of the 4 available timers.
Basic Timer Register Set
Each timer requires a different set of registers for configuration and control. However,
all timers contain the following seven registers, each of which is necessary for basic
operation:
The Timer Data Register is Read Only, when the Timer Reload Register is Write Only.
The address space for these two registers is shared.
Register Set for Capture in Timer 1
In addition to the basic register set, Timer 1 uses the following five registers for its INPUT
CAPTURE mode:
Register Set for Capture/Compare/PWM in Timer 3
In addition to the basic register set, Timer 3 uses 19 registers for INPUT CAPTURE,
OUTPUT COMPARE, and PWM modes. PWM and capture/compare functions cannot be
used simultaneously so, their register address space is shared. INPUT CAPTURE and
OUTPUT COMPARE are used concurrently and their address space is not shared.
The INPUT CAPTURE mode registers are equivalent to those used in Timer 1 above
(substitute TMR3 for TMR1).
OUTPUT COMPARE mode uses the following nine registers:
Timer Control Register (TMRx_CTL)
Interrupt Identification Register (TMRx_IIR)
Interrupt Enable Register (TMRx_IER)
Timer Data Registers (TMRx_DR_H and TMRx_DR_L)
Timer Reload Registers (TMRx_RR_H and TMRx_RR_L)
Capture Control Register (TMR1_CAP_CTL)
Capture Value Registers (TMR1_CAP_B_H, TMR1_CAP_B_L, TMR1_CAP_A_H,
TMR1_CAP_A_L)
Output Compare Control Registers
TMR3_OC_CTL1
Programmable Reload Timers
Product Specification
eZ80F91 ASSP
130

Related parts for ez80f91