ez80f91 ZiLOG Semiconductor, ez80f91 Datasheet - Page 195

no-image

ez80f91

Manufacturer Part Number
ez80f91
Description
Ez80 Acclaimplus!? Connectivity Assp Ez80f91 Assp
Manufacturer
ZiLOG Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ez80f917050SBCG
Manufacturer:
Zilog
Quantity:
135
Part Number:
ez80f91AZ050EC
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f91AZ050EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f91AZ050SC
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f91AZ050SG
Manufacturer:
Zilog
Quantity:
158
Part Number:
ez80f91AZ050SG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f91AZA50EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f91NA050SG
Manufacturer:
ZILOG
Quantity:
20 000
Company:
Part Number:
ez80f91NA050SG
Quantity:
160
Table 101. UART FIFO Control Registers
PS027001-0707
Bit
Reset
CPU Access
Note: W = Write Only.
Bit
Position
[7:6]
TRIG
[5:3]
2
CLRTxF
1
CLRRxF
UART FIFO Control Register
This register is used to monitor trigger levels, clear FIFO pointers, and enable or disable
the FIFO. The UARTx_FCTL registers share the same I/O addresses as the UARTx_IIR
registers. See
Value
00
01
10
11
000b
0
1
0
1
Description
Receive FIFO trigger level set to 1. Receive data interrupt is
generated when there is 1 byte in the FIFO. Valid only if FIFO
is enabled.
Receive FIFO trigger level set to 4. Receive data interrupt is
generated when there are 4bytes in the FIFO. Valid only if
FIFO is enabled.
Receive FIFO trigger level set to 8. Receive data interrupt is
generated when there are 8 bytes in the FIFO. Valid only if
FIFO is enabled.
Receive FIFO trigger level set to 14. Receive data interrupt is
generated when there are 14 bytes in the FIFO. Valid only if
FIFO is enabled.
Reserved—must be 000b.
Transmit Disable. This register bit works differently than the
standard 16550 UART. This bit must be set to transmit data.
When it is reset the transmit FIFO logic is reset along with the
associated transmit logic to keep them in sync. This bit is now
persistent–it does not self clear and it must remain at 1 to
transmit data.
Transmit Enable
Receive Disable. This register bit works differently than the
standard 16550 UART. This bit must be set to receive data.
When it is reset the receive FIFO logic is reset along with the
associated receive logic to keep them in sync and avoid the
previous version’s lookup problem. This bit is now persistent–it
does not self clear and it must remain at 1 to receive data.
Receive Enable
W
7
0
Table
W
6
0
101.
W
5
0
(UART0_FCTL = 00C2h, UART1_FCTL = 00D2h)
W
4
0
W
3
0
Universal Asynchronous Receiver/Transmitter
W
2
0
W
1
0
Product Specification
W
0
0
eZ80F91 ASSP
187

Related parts for ez80f91