ez80f91 ZiLOG Semiconductor, ez80f91 Datasheet - Page 235

• Manufacturer Part Number: ez80f91
• Description: Ez80 Acclaimplus!? Connectivity Assp Ez80f91 Assp
• Manufacturer: ZiLOG Semiconductor

Table 126. I
PS027001-0707
Bit
Position
[7:0]
SLAX
Bit
Reset
CPU Access
Note: R/W = Read/Write.
Bit
Position
[7:0]
DATA
2
C Data Register
I
This register contains the data byte/slave address to be transmitted or the data byte just
received. In TRANSMIT mode, the most-significant bit of the byte is transmitted first. In
RECEIVE mode, the first bit received is placed in the most-significant bit of the register.
After each byte is transmitted, the I
bus in case a lost arbitration event occurs. See
I
The I
master slave relationships on the I
When the Interrupt Enable bit (IEN) is set to 1, the interrupt line goes High when the IFLG
is set to 1. When IEN is cleared to 0, the interrupt line always remains Low.
When the Bus Enable bit (ENAB) is set to 0, the I
ignored and the I
set to 1, the I
GCE bit (I
When the Master Mode Start bit (STA) is set to 1, the I
sends a START condition on the bus when the bus is free. If the STA bit is set to 1 when
the I
repeated START condition is sent. If the STA bit is set to 1 when the I
accessed in SLAVE mode, the I
2
2
C Data Register
C Control Register
Value
00h–FFh Least-significant 8 bits of the 10-bit extended slave address
Value Description
00h–
FFh
2
2
C module is already in MASTER mode and one or more bytes are transmitted, then a
C_CTL register is a control register that is used to control the interrupts and the
R/W
2
I
C_SAR[0]) is set to 1.
7
0
2
C data byte
2
Description
C responds to calls to its slave address and to the general call address if the
2
(I2C_DR = 00CAh)
C module does not respond to any address on the bus. When ENAB is
R/W
6
0
R/W
5
0
2
C completes the data transfer in SLAVE mode and then
2
R/W
C bus.
2
C_DR register contains the byte that is present on the
4
0
R/W
3
0
Table
2
C bus inputs SCLx and SDAx are
R/W
2
0
126.
2
C enters MASTER mode and
R/W
1
0
Product Specification
R/W
0
0
I
2
2
C block is being
C Serial I/O Interface
eZ80F91 ASSP
227