ez80f91 ZiLOG Semiconductor, ez80f91 Datasheet - Page 191

• Manufacturer Part Number: ez80f91
• Description: Ez80 Acclaimplus!? Connectivity Assp Ez80f91 Assp
• Manufacturer: ZiLOG Semiconductor

Table 95. UART Baud Rate Generator Register—High Bytes
UART1_BRG_H = 00D1h)
PS027001-0707
Bit
Reset
CPU Access
Note: R = Read only; R/W = Read/Write.
Bit
Position
[7:0]
UART_BRG_H
UART Registers
After a system reset, all UART registers are set to their default values. Any Writes to unused
registers or register bits are ignored and reads return a value of 0. For compatibility with
future revisions, unused bits within a register must always be written with a value of 0.
Read/Write attributes, reset conditions, and bit descriptions of all of the UART registers are
provided in this section.
UART Transmit Holding Register
If less than eight bits are programmed for transmission, the lower bits of the byte written
to this register are selected for transmission. The Transmit FIFO is mapped at this address.
You can write up to 16 bytes for transmission at one time to this address if the FIFO is
enabled by the application. If the FIFO is disabled, this buffer is only one byte deep.
These registers share the same address space as the UARTx_RBR and UARTx_BRG_L
registers. See
Value
00h–FFh
Table 96
R/W
7
0
Description
These bits represent the High byte of the 16-bit BRG divider value. The
complete BRG divisor value is returned by {UART_BRG_H,
UART_BRG_L}.
on page 184.
R/W
6
0
R/W
5
0
R/W
4
0
Universal Asynchronous Receiver/Transmitter
R/W
(UART0_BRG_H = 00C1h,
3
0
R/W
Product Specification
2
0
eZ80F91 ASSP
R/W
1
0
R/W
0
0
183