ez80f91 ZiLOG Semiconductor, ez80f91 Datasheet - Page 231

no-image

ez80f91

Manufacturer Part Number
ez80f91
Description
Ez80 Acclaimplus!? Connectivity Assp Ez80f91 Assp
Manufacturer
ZiLOG Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ez80f917050SBCG
Manufacturer:
Zilog
Quantity:
135
Part Number:
ez80f91AZ050EC
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f91AZ050EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f91AZ050SC
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f91AZ050SG
Manufacturer:
Zilog
Quantity:
158
Part Number:
ez80f91AZ050SG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f91AZA50EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f91NA050SG
Manufacturer:
ZILOG
Quantity:
20 000
Company:
Part Number:
ez80f91NA050SG
Quantity:
160
Table 122. I
PS027001-0707
Code
50h
58h
38h
Note: AAK is an I 2 C control bit that identifies which ACK signal to transmit.
Note:
I
Data byte received,
ACK transmitted
Data byte received,
NACK transmitted
Arbitration lost in
NACK bit
2
C State
2
C Master Receive Status Codes For Data Bytes
address again, this time with the Read bit. The status code then becomes
the responsibility of the slave to remember that it had been selected prior to the restart.
If a repeated START condition is received, the status code is
After each data byte is received, the IFLG is set to 1 and one of the status codes listed in
Table 122
When all bytes are received, a NACK must be sent, then the ASSP must write 1 to the STP
bit in the I
and returns to an idle state.
Slave Transmit
In SLAVE TRANSMIT mode, a number of bytes are transmitted to a master receiver.
The I
Read bit after a START condition. The I
set to 1); it then sets the IFLG bit in the I
contains the status code
When I
I
restart. An interrupt is generated and IFLG is set to 1; however, the status does not change.
No second address byte is sent by the master. It is up to the slave to remember it had been
selected prior to the restart.
2
C_SAR register), it transmits an ACK when the first address byte is received after a
2
C enters SLAVE TRANSMIT mode when it receives its own slave address and a
2
C contains a 10-bit slave address (signified by the address range
2
is loaded into the I
C_CTL register. The I
ASSP Response
Read data, clear IFLG,
clear AAK = 0*
Or read data, clear IFLG,
set AAK = 1
Read data, set STA,
clear IFLG
Or read data, set STP,
clear IFLG
Or read data, set
STA & STP, clear IFLG
Same as master transmit
A8h
.
2
C_SR register.
2
C then transmits a STOP condition, clears the STP bit
2
2
C then transmits an ACK bit (if the AAK bit is
C_CTL register. As a result, the I
Next I
Same as master
Receive data byte,
transmit NACK
Receive data byte,
transmit ACK
Transmit repeated
START
Transmit STOP
Transmit STOP then
START
transmit
2
C Action
10h
Product Specification
instead of
I
2
C Serial I/O Interface
eZ80F91 ASSP
40h
F0h–F7h
2
C_SR register
08h
or
.
48h
in the
. It is
223

Related parts for ez80f91