IPR-NIOS Altera, IPR-NIOS Datasheet - Page 129
IPR-NIOS
Manufacturer Part Number
IPR-NIOS
Description
IP NIOS II MEGACORE RENEW
Manufacturer
Altera
Type
MegaCorer
Datasheet
1.IP-NIOS.pdf
(294 pages)
Specifications of IPR-NIOS
License
Renewal License
Lead Free Status / RoHS Status
Not applicable / Not applicable
- Current page: 129 of 294
- Download datasheet (3Mb)
Chapter 4: Instantiating the Nios II Processor in SOPC Builder
The Quartus II IP File
The Quartus II IP File
Referenced Documents
Document Revision History
Table 4–3. Document Revision History (Part 1 of 2)
December 2010 Altera Corporation
December 2010
July 2010
November 2009
March 2009
November 2008
May 2008
Date
f
10.1.0
10.0.0
Version
9.1.0
9.0.0
8.1.0
8.0.0
To add the bitswap custom instruction to the Nios II processor, select Bitswap from
the list, and click Add.
The bitswap custom instruction reverses a 32 bit value in a single clock cycle. To
perform the equivalent operation in software requires many mask and shift
operations.
For details about integrating the bitswap custom instruction into your own algorithm,
refer to the
The Quartus
Manager or SOPC Builder that contains information about a generated IP core. You
are prompted to add this .qip file to the current project at the time of Quartus II file
generation. In most cases, the .qip file contains all of the necessary assignments and
information required to process the core or system in the Quartus II compiler.
Generally, a single .qip file is generated for each MegaCore function and for each
SOPC Builder system. However, some more complex SOPC Builder components
generate a separate .qip file, so the system .qip file references the component .qip file.
This chapter references the following documents:
■
■
■
■
■
Table 4–3
Nios II Hardware Development Tutorial
Nios II Core Implementation Details
Handbook
Programming Model
Processor Architecture
Nios II Custom Instruction User Guide
Maintenance release.
Maintenance release.
■
■
Maintenance release.
■
■
■
■
Added external interrupt controller interface information.
Added shadow register set information.
Added debugreq and debugack signal options to Advanced Features page.
Added cpuid manual override options to Advanced Features page.
Added MMU options to Nios II Core and Advanced Features pages.
Added exception handling options Advanced Features page.
shows the revision history for this document.
Nios II Custom Instruction User
®
II IP file (.qip) is a file generated by the MegaWizard™ Plug-in
chapter of the Nios II Processor Reference Handbook
chapter of the Nios II Processor Reference Handbook
chapter of the Nios II Processor Reference
Guide.
Changes
Nios II Processor Reference Handbook
4–21
Related parts for IPR-NIOS
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: