IPR-NIOS Altera, IPR-NIOS Datasheet - Page 33
IPR-NIOS
Manufacturer Part Number
IPR-NIOS
Description
IP NIOS II MEGACORE RENEW
Manufacturer
Altera
Type
MegaCorer
Datasheet
1.IP-NIOS.pdf
(294 pages)
Specifications of IPR-NIOS
License
Renewal License
Lead Free Status / RoHS Status
Not applicable / Not applicable
- Current page: 33 of 294
- Download datasheet (3Mb)
Chapter 2: Processor Architecture
Memory and I/O Organization
Memory and I/O Organization
December 2010 Altera Corporation
f
This section explains hardware implementation details of the Nios II memory and
I/O organization. The discussion covers both general concepts true of all Nios II
processor systems, as well as features that might change from system to system.
The flexible nature of the Nios II memory and I/O organization are the most notable
difference between Nios II processor systems and traditional microcontrollers.
Because Nios II processor systems are configurable, the memories and peripherals
vary from system to system. As a result, the memory and I/O organization varies
from system to system.
A Nios II core uses one or more of the following to provide memory and I/O access:
■
■
■
■
■
The Nios II architecture hides the hardware details from the programmer, so
programmers can develop Nios II applications without specific knowledge of the
hardware implementation.
For details that affect programming issues, refer to the
the Nios II Processor Reference Handbook.
Instruction master port—An Avalon
that connects to instruction memory via system interconnect fabric
Instruction cache—Fast cache memory internal to the Nios II core
Data master port—An Avalon-MM master port that connects to data memory and
peripherals via system interconnect fabric
Data cache—Fast cache memory internal to the Nios II core
Tightly-coupled instruction or data memory port—Interface to fast on-chip
memory outside the Nios II core
®
Memory-Mapped (Avalon-MM) master port
Programming Model
Nios II Processor Reference Handbook
chapter of
2–11
Related parts for IPR-NIOS
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: