IPR-NIOS Altera, IPR-NIOS Datasheet - Page 176
IPR-NIOS
Manufacturer Part Number
IPR-NIOS
Description
IP NIOS II MEGACORE RENEW
Manufacturer
Altera
Type
MegaCorer
Datasheet
1.IP-NIOS.pdf
(294 pages)
Specifications of IPR-NIOS
License
Renewal License
Lead Free Status / RoHS Status
Not applicable / Not applicable
- Current page: 176 of 294
- Download datasheet (3Mb)
7–12
Nios II Processor Reference Handbook
Linux Toolchain Relocation Information
Dynamic relocations can appear in the runtime relocation sections of executables and
shared objects, but never appear in object files (with the exception of
R_NIOS2_TLS_DTPREL, which is used for debug information). No other relocations
are dynamic. The dynamic relocations are shown in
Table 7–5. Dynamic Relocations
A global offset table (GOT) entry referenced using R_NIOS2_GOT16 must be resolved
at load time. A GOT entry referenced only using R_NIOS2_CALL16 can initially refer
to a procedure linkage table (PLT) entry and then be resolved lazily.
Because the GOT-relative and TP-relative relocations are 16-bit relocations, no single
object file can require more than 64 kilobytes (KB) of GOT and no dynamic object
using local dynamic or local executable thread-local storage (TLS) can have more than
64 KB of TLS data. New relocations might be added to support this in the future.
Several new assembler operators are defined to generate the Linux-specific
relocations, as shown in
Table 7–6.
R_NIOS2_TLS_DTPMOD
R_NIOS2_TLS_DTPREL
R_NIOS2_TLS_TPREL
R_NIOS2_COPY
R_NIOS2_GLOB_DAT
R_NIOS2_JUMP_SLOT
R_NIOS2_RELATIVE
R_NIOS2_GOT16
R_NIOS2_CALL16
R_NIOS2_GOTOFF_LO
R_NIOS2_GOTOFF_HA
R_NIOS2_PCREL_LO
R_NIOS2_PCREL_HA
R_NIOS2_TLS_GD16
R_NIOS2_TLS_LDM16
R_NIOS2_TLS_LDO16
R_NIOS2_TLS_IE16
R_NIOS2_TLS_LE16
R_NIOS2_TLS_DTPREL
R_NIOS2_GOTOFF
Relocation
Table
%got
%call
%gotoff_hiadj
%gotoff_lo
%hiadj
%lo
%tls_gd
%tls_ldm
%tls_ldo
%tls_ie
%tls_le
%tls_ldo
%gotoff
7–6.
Operator
Table
Chapter 7: Application Binary Interface
7–5.
December 2010 Altera Corporation
ABI for Linux Systems
Related parts for IPR-NIOS
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: