DS-FND-BSX-PC Xilinx Inc, DS-FND-BSX-PC Datasheet - Page 29

• Manufacturer Part Number: DS-FND-BSX-PC
• Description: FOUNDATION BASE SYS W/SYN EXPRES
• Manufacturer: Xilinx Inc
• Type: Foundation Systemr

Specifications of DS-FND-BSX-PC

• For Use With/related Products: Xilinx Programmable Logic Devices
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Other names: 122-1185

Appendix B Foundation Constraints
Foundation Series 2.1i User Guide
state diagram ................................................................................. A-16
state machine................................................................................. A-16
state machine designs ................................................................... A-16
states.............................................................................................. A-16
static timing analysis ...................................................................... A-16
static timing analyzer...................................................................... A-16
status bar ....................................................................................... A-17
stimulus information ....................................................................... A-17
Symbol Editor................................................................................. A-17
Synopsys........................................................................................ A-17
synthesis ........................................................................................ A-17
Time Tracker .................................................................................. A-17
transitions....................................................................................... A-17
TRCE ............................................................................................. A-18
TWR file ......................................................................................... A-18
UCF file .......................................................................................... A-18
verification ...................................................................................... A-18
Verilog ............................................................................................ A-18
VHDL.............................................................................................. A-18
Wire................................................................................................ A-19
Xilinx Constraints Editor ................................................................. A-19
Constraint Entry Mechanisms ........................................................ B-2
Translating and Merging Logical Designs ...................................... B-3
The Xilinx Constraints Editor.......................................................... B-4
Constraints File Overview .............................................................. B-4
Timing Constraints ......................................................................... B-6
Layout Constraints ......................................................................... B-16
Netlist Constraints File (NCF) ................................................... B-4
User Constraints File (UCF)...................................................... B-4
Physical Constraints File (PCF) ................................................ B-5
Case Sensitivity ........................................................................ B-6
The “From:To” Style Timespec ................................................. B-6
Using TPSYNC ......................................................................... B-8
The Period Style Timespec....................................................... B-10
The Offset Constraint................................................................ B-11
Ignoring Paths........................................................................... B-13
Controlling Skew ....................................................................... B-14
Constraint Precedence ............................................................. B-14
Across Constraint Sources .................................................. B-14
Within Constraint Sources ................................................... B-15
Contents
xix