EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 1024

• Manufacturer Part Number: EP4SE530H40I3
• Description: IC STRATIX IV FPGA 530K 1517HBGA
• Manufacturer: Altera
• Series: STRATIX® IV Er

Specifications of EP4SE530H40I3

• Number Of Logic Elements/cells: 531200
• Number Of Labs/clbs: 21248
• Total Ram Bits: 27376
• Number Of I /o: 976
• Voltage - Supply: 0.87 V ~ 0.93 V
• Mounting Type: Surface Mount
• Operating Temperature: -40°C ~ 100°C
• Package / Case: 1517-HBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Gates: -

Chapter 2: Transceiver Design Flow Guide for Stratix IV Devices
Implementation and Integration
Implementation and Integration
February 2011 Altera Corporation
Power Supplies
f
f
f
f
f
The Stratix IV GX device requires multiple power supplies. The pin connection
guidelines provide specific recommendations about the type of power supply
regulator (linear or switching) and the voltage supply options and restrictions. For
example, the transmitter buffer supply VCCHTx has two options—1.5 V and 1.4 V.
There are specific data rate restrictions when using 1.5 V. You must understand these
restrictions when you select a power supply value.
For more information, refer to the
Connection
Estimate the power required to run your design. This estimation allows you to select
the appropriate power supply modules and to design the power distribution network
on your board.
Use the Early Power Estimator tool to estimate the transient current requirements.
For more information about the Early Power Estimation tool, refer to the
Stratix IV, Stratix V, HardCopy III, and HardCopy IV PowerPlay Early Power
If your design is already complete, use the power optimization features available in
the Stratix IV Devices.
For more information about optimizing power in Stratix IV FPGA devices, refer to
AN 514: Power Optimization in Stratix IV
Board Design Requirements
For improved signal integrity on the high-speed serial interface, follow the best
design practices for your power distribution network, PCB design, and stack up.
For detailed guidelines and recommendations about your power distribution
network, PCB design, and stack up, refer to the
site.
For more information about the Stratix IV GX design process, refer to
Stratix IV Design
There are three steps to the implementation and integration phase:
■
■
■
“Create Transceiver Instances” on page 2–7
“Create Reset Logic to Control the FPGA Fabric and Transceivers” on page 2–34
“Create Data Processing and Other User Logic” on page 2–36
Guidelines.
Guidelines.
Stratix IV GX and Stratix IV E Device Family Pin
FPGAs.
Board Design Resource Center
Stratix IV Device Handbook Volume 3
AN 519:
Estimator.
Stratix III,
web
2–6