EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 606

no-image

EP4SE530H40I3

Manufacturer Part Number
EP4SE530H40I3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera
Series
STRATIX® IV Er

Specifications of EP4SE530H40I3

Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
976
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
Quantity:
325
Part Number:
EP4SE530H40I3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
SHARP
Quantity:
1 200
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP4SE530H40I3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP4SE530H40I3N
0
1–162
Figure 1–128. Deskew FIFO in XAUI Mode
Note to
(1) This figure is from IEEE P802.3ae.
Stratix IV Device Handbook Volume 2: Transceivers
Figure
1–128:
After alignment of the first ||A|| column, if three additional aligned ||A||
columns are observed at the output of the deskew FIFOs of the four channels, the
rx_channelaligned signal is asserted high, indicating channel alignment is acquired.
After acquiring channel alignment, if four misaligned ||A|| columns are seen at the
output of the deskew FIFOs in all four channels with no aligned ||A|| columns in
between, the rx_channelaligned signal is de-asserted low, indicating loss-of-channel
alignment.
The deskew FIFO operation in XAUI functional mode is compliant with the PCS
deskew state machine diagram specified in clause 48 of the IEEE P802.3ae, as shown
in
Figure
1–128.
(Note 1)
deskew_error * SUDI
deskew_error * SUDI
deskew_error * SUDI
deskew_error * SUDI
deskew_error * SUDI
deskew_error * SUDI
deskew_error * SUDI
SUDI(![/||A||/])
enable_deskew
enable_deskew
AUDI
AUDI
AUDI
AUDI
AUDI
AUDI
AUDI
AUDI
LOSS_OF_ALIGNMENT
enable_deskew
A
B
C
ALIGN_ACQUIRED_1
ALIGN_ACQUIRED_2
ALIGN_ACQUIRED_3
ALIGN_ACQUIRED_4
align_status
ALIGN_DETECT_1
ALIGN_DETECT_2
ALIGN_DETECT_3
SUDI(![/||A||/])
SUDI(![/||A||/])
SUDI(![/||A||/])
SUDI(![/||A||/])
sync_status OK * SUDI(![/||A||/])
FAIL
FALSE
FALSE
A
B
C
TRUE
Chapter 1: Transceiver Architecture in Stratix IV Devices
SUDI(![/||A||/])
SUDI(![/||A||/])
SUDI(![/||A||/])
reset +
(sync_status=FAIL * SUDI)
!deskew_error
* SUDI(![/||A||/])
!deskew_error
* SUDI(![/||A||/])
!deskew_error
* SUDI(![/||A||/])
!deskew_error
* SUDI(![/||A||/])
!deskew_error
* SUDI(![/||A||/])
!deskew_error
* SUDI(![/||A||/])
!deskew_error
* SUDI(![/||A||/])
February 2011 Altera Corporation
Transceiver Block Architecture

Related parts for EP4SE530H40I3