EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 904

no-image

EP4SE530H40I3

Manufacturer Part Number
EP4SE530H40I3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera
Series
STRATIX® IV Er

Specifications of EP4SE530H40I3

Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
976
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
Quantity:
325
Part Number:
EP4SE530H40I3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
SHARP
Quantity:
1 200
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP4SE530H40I3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP4SE530H40I3N
0
5–58
Figure 5–29. Correct Input Reference Clock Connections When Reusing a .mif
Note to
(1) The red lines represent the alternate source of REFCLK.
Stratix IV Device Handbook Volume 2: Transceivers
Figure
5–29:
1
156.25 MHz
125 MHz
Figure 5–29
You can re-use the .mif generated for a transceiver channel on one side of the device
for a transceiver channel on the other side of the device, only if the input reference
clock frequencies and order of the pll_inclk_rx_cruclk[] ports in the ALTGX
instances on both sides are identical.
In addition to the input reference clock requirements when re-using a .mif, refer to
“Guidelines for logical_tx_pll_sel and logical_tx_pll_sel_en Ports” on page 5–58
additional ways to re-use a .mif.
Guidelines for logical_tx_pll_sel and logical_tx_pll_sel_en Ports
This section describes when to enable the logical_tx_pll_sel and
logical_tx_pll_sel_en ports and how to use them in the following dynamic
reconfiguration modes:
These are optional input ports to the ALTGX_RECONFIG instance.
Channel and CMU PLL reconfiguration mode
Channel reconfiguration with transmitter PLL select mode
CMU PLL reconfiguration mode
shows the correct input reference clock connections when re-using a .mif.
(1)
(1)
pll_inclk_rx_cruclk[0]
pll_inclk_rx_cruclk[1]
pll_inclk_rx_cruclk[0]
pll_inclk_rx_cruclk[1]
Stratix IV GX Device
Chapter 5: Dynamic Reconfiguration in Stratix IV Devices
Dynamic Reconfiguration Modes Implementation
Transceiver Block 0
Transceiver Block 1
Instance 2
Instance 1
ALTGX
February 2011 Altera Corporation
ALTGX
for

Related parts for EP4SE530H40I3