EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 669

no-image

EP4SE530H40I3

Manufacturer Part Number
EP4SE530H40I3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera
Series
STRATIX® IV Er

Specifications of EP4SE530H40I3

Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
976
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
Quantity:
325
Part Number:
EP4SE530H40I3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
SHARP
Quantity:
1 200
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP4SE530H40I3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP4SE530H40I3N
0
Chapter 1: Transceiver Architecture in Stratix IV Devices
Reference Information
February 2011 Altera Corporation
Table 1–80. Reference Information (Part 2 of 3)
Programmable Differential On-Chip Termination
Offset Cancellation in the Receiver Buffer and
Rate Match (Clock Rate Compensation) FIFO
Programmable Equalization and DC Gain
Programmable Common Mode Voltage
Transmitter Local Clock Divider Block
Signal Threshold Detection Circuitry
Receiver Phase Compensation FIFO
Reverse serial Pre-CDR Loopback
PCIe Reverse Parallel Loopback
Transceiver Channel Locations
Transceiver Block Architecture
Transmitter Polarity Inversion
TX Phase Compensation FIFO
Programmable Pre-Emphasis
Terms Used in this Chapter
Deterministic Latency Mode
PCIe Clock Switch Circuitry
Low Latency PCS Datapath
Receiver Polarity Inversion
Transmitter Output Buffer
Lock-to-Reference (LTR)
Reverse Serial Loopback
Transmitter Bit Reversal
SATA and SAS options
Transceiver Port Lists
Receiver Bit Reversal
Receiver Input Buffer
Serial RapidIO Mode
Lock-to-Data (LTD)
SONET/SDH Mode
Parallel loopback
CPRI and OBSAI
Serial Loopback
Receiver CDR
Deskew FIFO
Deserializer
GIGE Mode
PCIe Mode
SDI Mode
EyeQ
Stratix IV Device Handbook Volume 2: Transceivers
Useful Reference Points
page 1–124
page 1–122
page 1–164
page 1–112
page 1–191
page 1–127
page 1–194
page 1–193
page 1–194
page 1–121
page 1–178
page 1–190
page 1–182
page 1–172
page 1–209
page 1–58
page 1–75
page 1–51
page 1–54
page 1–53
page 1–56
page 1–55
page 1–40
page 1–49
page 1–36
page 1–42
page 1–77
page 1–73
page 1–40
page 1–98
page 1–71
page 1–49
page 1–16
page 1–31
page 1–39
page 1–34
page 1–29
page 1–19
page 1–4
1–225

Related parts for EP4SE530H40I3